

Features


- ➔ Zero ppm multiplication error
- ➔ Input crystal frequency of 5 - 40 MHz
- ➔ Input clock frequency of 4 - 50 MHz
- ➔ Output clock frequencies up to 200 MHz
- ➔ Low period jitter 80ps (100~200MHz)
- ➔ Duty cycle of 45/55% of output clock up to 160MHz
- ➔ 9 selectable frequencies controlled by S0, S1 pins
- ➔ Operating voltages of 3.0 to 5.5V
- ➔ Lead free SOIC-8 package

Description

This Clock Multiplier is the most cost-effective way to generate a high quality, high frequency clock outputs from lower frequency crystal or clock input. It is designed to replace crystal oscillators in most electronic systems, clock multipliers and frequency translation devices with low output jitter. The device implements a standard fundamental mode using PLL techniques and inexpensive crystal to produce output clocks up to 200 MHz.

The internal Logic divider is to generate nine different popular multiplication factors, allowing one chip to output many common frequencies.

Pin Configuration



Pin Description

| Pin# | Name | Type | Description |
|------|---------|------|--|
| 1 | X1/ICLK | X1 | Crystal connection or clock input |
| 2 | VCC | P | Connect to +3.3V or +5V |
| 3 | GND | P | Connect to ground |
| 4 | REF | O | Buffered crystal oscillator output clock |
| 5 | CLK | O | Clock output per Clock Output Table |
| 6 | S0 | T1 | Multiplier select pin 0, connect to GND or V _{CC} or floating (no connection) |
| 7 | S1 | T1 | Multiplier select pin 1, connect to GND or V _{CC} or floating (no connection) |
| 8 | X2 | ZO | Crystal connection. Leave unconnected for clock input |


Clock Output Table

| S1 | S0 | CLK |
|----|----------------|-----------------|
| 0 | 0 | X4 ¹ |
| 0 | M ² | X(16/3) |
| 0 | 1 | X5 |
| M | 0 | X2.5 |
| M | M | X2 |
| M | 1 | X(10/3) |
| 1 | 0 | X6 |
| 1 | M | X3 |
| 1 | 1 | X8 |

Note:

1. CLK output frequency = ICLK X 4
2. M = Leave unconnected (self-biases to V^{CC}/2)

Block Diagram



External Components

Decoupling Capacitor

As with any high-performance mixed-signal IC, the PT7C4512 must be isolated from system power supply noise to perform optimally. A decoupling capacitor of 0.01µF or 0.1µF must be connected between VCC and the GND. It must be connected close to the PT7C4512 to minimize lead inductance. No external power supply filtering is required for the PT7C4512.

Series Termination Resistor

A 33Ω terminating resistor can be used next to the CLK pin for trace lengths over one inch.

Crystal Load Capacitors

There is no on-chip capacitance build-in chip. A parallel resonant, fundamental mode crystal should be used. The device crystal connections should include pads for small capacitors from X1 to ground and from X2 to ground. These capacitors are used to adjust the stray capacitance of the board to match the nominally required crystal load capacitance. Because load capacitance can only be increased in this trimming process, it is important to keep stray capacitance to a minimum by using very short PCB traces (and no vias) between the crystal and device. Crystal capacitors, if needed, must be connected from each of the pins X1 and X2 to ground. The value (in pF) of these crystal caps should equal $CL \times 2$. In this equation, CL= crystal load capacitance in pF. Example: For a crystal with a 15 pF load capacitance, each crystal capacitor would be 30pF.

Maximum Rating

| | |
|--|--------------------------------|
| Storage Temperature..... | -60°C to +150°C |
| Junction Temperature..... | +125°C Max |
| Supply Voltage to Ground Potential (V _{CC})..... | -0.3V to +7.0V |
| Inputs (Referenced to GND) | -0.5V to V _{CC} +0.5V |
| Clock Output (Referenced to GND)..... | -0.5V to V _{CC} +0.5V |
| Soldering Temperature (Max of 10 seconds)... |260°C (Max. 10s) |

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operating Conditions

| Sym | Parameter | Condition | Min | Typ | Max | Unit |
|-----------------|-----------------------|-----------|-----|-----|-----|------|
| V _{CC} | Supply Voltage | | 3.0 | | 5.5 | V |
| T _A | Operating Temperature | | -40 | | +85 | °C |

DC Electrical Characteristics

(V_{CC} = 3.3±0.3V, T_A = -40~85°C, unless otherwise noted)


| Sym | Parameter | Test Condition | Pin | Min. | Typ. | Max. | Unit |
|-----------------|---------------------------|---------------------------------------|--------|------------------------|--------------------|------------------------|------|
| V _{CC} | Supply Voltage | | VCC | 3 | 3.3 | 3.6 | V |
| I _{CC} | Supply Current | No load, 20MHz crystal, 100MHz output | VCC | | 12 | 20 | mA |
| V _{IH} | Input Logic High | | ICLK | (V _{CC} /2)+1 | V _{CC} /2 | | V |
| V _{IL} | Input Logic Low | | ICLK | | V _{CC} /2 | (V _{CC} /2)-1 | V |
| V _{IH} | Input Logic High | | S0, S1 | V _{CC} -0.5 | | | V |
| V _{IM} | Input Mid-level | | S0, S1 | | V _{CC} /2 | | V |
| V _{IL} | Input Logic Low | | S0, S1 | | | 0.5 | V |
| V _{OH} | High-level Output Voltage | IOH = -12mA | CLK | 2.4 | | | V |
| V _{OL} | Low-level Output Voltage | IOL = 12 mA | CLK | | | 0.4 | V |
| I _S | Short Circuit Current | | CLK | | ±30 | | mA |

(V_{CC} = 5.0±0.5V, T_A = -40~85°C, unless otherwise noted)


| Sym | Parameter | Test Condition | Pin | Min. | Typ. | Max. | Unit |
|-----------------|---------------------------|---------------------------------------|--------|------------------------|--------------------|------------------------|------|
| V _{CC} | Supply Voltage | | VCC | 4.5 | 5.0 | 5.5 | V |
| I _{CC} | Supply Current | No load, 20MHz crystal, 100MHz output | VCC | | 20 | 30 | mA |
| V _{IH} | Input Logic High | | ICLK | (V _{CC} /2)+1 | V _{CC} /2 | | V |
| V _{IL} | Input Logic Low | | ICLK | | V _{CC} /2 | (V _{CC} /2)-1 | V |
| V _{IH} | Input Logic High | | S0, S1 | V _{CC} -0.4 | | | V |
| V _{IM} | Input Mid-level | | S0, S1 | | V _{CC} /2 | | V |
| V _{IL} | Input Logic Low | | S0, S1 | | | 0.4 | V |
| V _{OH} | High-level Output Voltage | IOH = -12mA | CLK | V _{CC} -0.5 | | | V |
| V _{OL} | Low-level Output Voltage | IOL = 12 mA | CLK | | | 0.4 | V |
| I _S | Short Circuit Current | | CLK | | ±70 | | mA |

Test Circuits

1> Load circuit for output clock duty cycle, rise and fall time Measurement



2> Timing Definitions for output clock rise and fall time Measurement



AC Electrical Characteristics

($V_{CC} = 3.3 \pm 0.3V$, $T_A = -40 \sim 85^\circ C$, unless otherwise noted)

| Sym | Parameter | Test Condition | Pin | Min. | Typ. | Max. | Unit |
|------------------|---------------------------------|---|------|------|------|------|------|
| F _{IN} | Input Frequency | Crystal | ICLK | 5 | | 40 | MHz |
| | | Clock | ICLK | 4 | | 50 | MHz |
| F _{OUT} | Output Frequency ⁽²⁾ | V _{CC} : 3.0 to 3.6V | CLK | 20 | | 180 | MHz |
| t _R | Output Clock Rise Time | 0.8 to 2.0V, with 15pF load | CLK | | 1 | | Ns |
| t _F | Output Clock Fall Time | 2.0 to 0.8V, with 15pF load | CLK | | 1 | | Ns |
| Duty | Output Clock Duty Cycle | At V _{CC} /2, below 160MHz | CLK | 45 | 50 | 55 | % |
| | | At V _{CC} /2, 160MHz to 180MHz | CLK | 40 | | 60 | % |
| | PLL Bandwidth ⁽¹⁾ | | | 10 | | | kHz |
| | Period Jitter | 70MHz~160MHz, 25C | CLK | | | 120 | ps |

Note:

1. Only reference for design
2. The phase relationship between input and output clocks can change at power up

($V_{CC} = 5.0 \pm 0.5V$, $T_A = -40 \sim 85^\circ C$, unless otherwise noted)


| Sym | Parameter | Test Condition | Pin | Min. | Typ. | Max. | Unit |
|------------------|---------------------------------|---|------|------|------|------|------|
| F _{IN} | Input Frequency | Crystal | ICLK | 5 | | 40 | MHz |
| | | Clock | ICLK | 4 | | 50 | MHz |
| F _{OUT} | Output Frequency ⁽²⁾ | V _{CC} : 4.5 to 5.5V | CLK | 20 | | 200 | MHz |
| t _R | Output Clock Rise Time | 20% V _{CC} to 80% V _{CC} , with 15pF load | CLK | | 1.2 | | Ns |
| t _F | Output Clock Fall Time | 80% V _{CC} to 20% V _{CC} , with 15pF load | CLK | | 1.2 | | Ns |
| Duty | Output Clock Duty Cycle | At V _{CC} /2, below 160MHz | CLK | 45 | 50 | 55 | % |
| | | At V _{CC} /2, 160MHz to 200MHz | CLK | 40 | | 60 | % |
| | PLL Bandwidth ⁽¹⁾ | | | 10 | | | kHz |
| | Period Jitter | 70MHz~160MHz, 25C | CLK | | | 120 | ps |

Note:

1. Only reference for design
2. The phase relationship between input and output clocks can change at power up

Part Marking

W Package



*: Die Rev

YW: Date Code (Year & Workweek)

1st X: Assembly Site Code

2nd X: Wafer Fab Site Code

Bar above "T" means Fab3 of MGN

Bar above fabe code means Cu wire

Packaging Mechanical

8-SOIC (W)

| SYMBOLS | MIN. | NOM. | MAX. |
|----------------|----------|------|------|
| A | — | — | 1.75 |
| A1 | 0.10 | — | 0.25 |
| A2 | 1.25 | — | — |
| b | 0.31 | — | 0.51 |
| c | 0.10 | — | 0.25 |
| D | 4.80 | 4.90 | 5.00 |
| E | 5.80 | 6.00 | 6.20 |
| E1 | 3.80 | 3.90 | 4.00 |
| e | 1.27 BSC | | |
| L | 0.40 | — | 1.27 |
| h | 0.25 | — | 0.50 |
| θ° | 0 | — | 8 |

UNIT : mm

NOTE :
 1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES
 2. DIMENSIONS EXCLUDE BURRS, MOLD FLASH OR PROTRUSIONS
 3. REFER JEDEC MS-012

| | | |
|---------------------------------------|-------------|----------------|
| | | DATE: 02/21/14 |
| DESCRIPTION: 8-Pin, 150mil-Wide, SOIC | | |
| PACKAGE CODE: W (W8) | | |
| DOCUMENT CONTROL #: PD-1001 | REVISION: G | |

For latest package info.

please check: <http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/>

Ordering Information

| Part Number | Package Code | Description |
|-------------|--------------|---------------------------|
| PT7C4512WEX | W | 8-Pin, 150mil-Wide (SOIC) |

Notes:

1. EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant. All applicable RoHS exemptions applied.
2. See <http://www.diodes.com/quality/lead-free/> for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
3. Thermal characteristics can be found on the company web site at www.diodes.com/design/support/packaging/
4. E = Pb-free and Green
5. X suffix = Tape/Reel

IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

- A. Life support devices or systems are devices or systems which:
 1. are intended to implant into the body, or
 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2016, Diodes Incorporated
www.diodes.com