


Device Features

- Integrate DSA to Amp Functionality
- Wide Power supply range of +2.7 to +5.5V(DSA)
Single Fixed +3.3V supply (Amp)
- 50-4000MHz Broadband Performance
- 14.0dB Gain @1.9GHz
- 3.7dB Noise Figure at max gain setting @ 1.9GHz
- 19.0dBm P1dB @ 1.9GHz
- 31.1dBm OIP3 @ 1.9GHz
- No matching circuit needed
- Attenuation: 0.5 dB steps up to 31.5 dB
- Safe attenuation state transitions
- High attenuation accuracy (DSA to Amp)
 $\pm(0.25 + 3.5\% \times \text{Atten}) @ 1.9 \text{ GHz}$
- 1.8V control logic compatible
- Programming modes
 - Direct Parallel
 - Latched Parallel
 - Serial
- Unique power-up state selection
- Lead-free/RoHS2-compliant 24-lead 4mm x 4mm x 0.9mm QFN
SMT package



24-lead 4mm x 4mm x 0.9mm QFN

Figure 1. Package Type




Figure 2. Functional Block Diagram

Product Description

The BVA304 is a digitally controlled variable gain amplifier (DVGA) is featuring high linearity using the voltage 3.3V supply with a broadband frequency range of 50 MHz to 4000MHz.

The BVA304 integrates a high performance digital step attenuator (DSA) and a high linearity, broadband gain block amplifier using the small package(4mmx4mm QFN package) and operating VDD 3.3V voltage. The BVA304 designed for use in 3G/4G/5G wireless infrastructure and other high performance RF applications.

Both DSA and gain block Amplifier in BVA304 are internally matched to 50 Ohms and It is easy to use with no external matching components required.

An integrated digital control interface supports both serial and parallel programming of the attenuation, including the capability to program an initial attenuation state at power-up. Covering a 31.5 dB attenuation range in 0.5 dB steps.

The BVA304 is targeted for use in wireless infrastructure, point-to-point, or can be used for any general purpose wireless applications.

Applications

- 3G/4G/5G Wireless infrastructure and other high performance RF application
- Microwave and Satellite Radio
- General purpose Wireless

Table 1. Electrical Specifications¹

Parameter		Condition	Min	Typ	Max	Unit
Operating Frequency Range			50		4000	MHz
Gain ²		Attenuation = 0dB @ 1900MHz		14..0		dB
Attenuation Control range		0.5dB Step		0 - 31.5		dB
Attenuation Step				0.5		dB
Attenuation Accuracy	50MHz - 1GHz	Any bit or bit combination			$\pm(0.15 + 3\% \text{ of ATT. setting})$	dB
	1GHz - 2GHz				$\pm(0.25 + 3.5\% \text{ of ATT. setting})$	
	2GHz - 3GHz				$\pm(0.25 + 3.5\% \text{ of ATT. setting})$	
	3GHz - 4GHz				$\pm(0.25 + 5\% \text{ of ATT. setting})$	
Input Return loss	0.05GHz - 1.7GHz	Attenuation = 0dB		12		dB
	1.7GHz - 4GHz			10		
Output Return loss	0.05GHz - 1.7GHz	Attenuation = 0dB		15		dB
	2GHz - 4GHz			15		
Output Power for 1dB Compression		Attenuation = 0dB @ 1900MHz		19		dBm
Output Third Order Intercept Point ³		Attenuation = 0dB @ 1900MHz		31.1		dBm
		Two tones at an output of -3dBm per tone separated by 1MHz.				
Noise Figure		Attenuation = 0dB @ 1900MHz		3.7		dB
Switching time		50% CTRL to 90% or 10% RF		500	800	ns
Supply voltage		DSA	2.7		5.5	V
		AMP		3.3		V
Supply Current			20	26	30	mA
Control Interface		Serial / parallel mode		6		Bit
Control Voltage		Digital input high	1.17		3.6	V
		Digital input low	-0.3		0.6	V
Maximum Spurious level ⁴		Measured @ DSA RF1, RF2 ports		< -145		dBm
Impedance				50		Ω

1. Device performance _ measured on a BeRex Evaluation board at 25°C, 50 Ω system, VDD=+3.3V, measure on Evaluation Board (DSA to AMP)

2. Gain data has PCB & Connectors insertion loss de-embedded

3. OIP3 _ measured with two tones at an output of -3dBm per tone separated by 1MHz.

4. The unwanted spurious due to built-in negative voltage generator. Typical generated fundamental frequency is 6MHz.

Table 2. Typical RF Performance¹

Parameter	Frequency						Unit
	70 ²	900 ³	1900 ⁴	2140 ⁴	2650 ⁴	3500 ⁴	MHz
Gain ⁵	23.3	18.6	14.0	13.3	12.0	9.4	dB
S11	-15.3	-13.3	-8.8	-8.1	-8.3	-13.0	dB
S22	-14.3	-18.8	-19.3	-26.8	-26.8	-12.9	dB
OIP3 ⁶	27.2	30.4	31.1	31.1	31.0	30.4	dBm
P1dB	20.3	20.1	19.0	19.0	18.6	18.3	dBm
Noise Figure	3.3	3.6	3.7	3.8	3.9	4.6	dB

1. Device performance _ measured on a BeRex evaluation board at 25°C, VDD=+3.3V, 50 Ω system. measure on Evaluation Board. (DSA to AMP)
2. 70MHz measured with application circuit refer to table 15.
3. 900MHz measured with application circuit refer to table 17.
4. 1900MHz,2140MHz,2650MHz, 3500MHz measured with application circuit refer to table 19.
5. Gain data has PCB & Connectors insertion loss de-embedded.
6. OIP3 measured with two tones at an output of -3dBm per tone separated by 1MHz.

Table 3. Absolute Maximum Ratings

Parameter	Condition	Min	Typ	Max	Unit
Supply Voltage (VDD)	Amp/DSA			5.0/5.5	V
Supply Current	Amp		110		mA
Digital input voltage		-0.3		3.6	V
Maximum input power	Amp/DSA			+24/+30	dBm
Storage Temperature		-55		150	°C
Junction Temperature			220		°C

Operation of this device above any of these parameters may result in permanent damage.

Table 4. Recommended Operating Conditions

Parameter	Condition	Min	Typ	Max	Unit
Frequency Range	Amp + DSA	50		4000	MHz
Supply Voltage	Amp		3.3		V
	DSA	2.7		5.5	V
Operating Temperature	Amp + DSA	-40		105	°C

Specifications are not guaranteed over all recommended operating conditions.

Figure 3. Pin Configuration (Top View)




Table 5. Pin Description

Pin	Pin name	Description
1,5,7,9,17,18,19	GND	Ground, These pins must be connected to ground
2	D1	Parallel Control Voltage Inputs, Attenuation control bit 1dB
3	D0	Parallel Control Voltage Inputs, Attenuation control bit 0.5dB
4	D5	Parallel Control Voltage Inputs, Attenuation control bit 16dB
6	AMPOUT	RF Gain block Amplifier output Port
8	AMPIN	RF Gain block Amplifier input Port
10	RF1 ¹	RF1 port (Digital Step Attenuator RF Input) This pin can also be used as an output because the design is bidirectional. RF1 is DC-coupled and matched to 50Ω
11	SERIN	Serial interface data input
12	Clock	Serial interface clock input
13	LE	Latch Enable input
14	PUP1	Power-Up State Selection Bits. These pins set the attenuation value at power-up (see Table 12). There is no internal pull-up or pull-down. These pins must always be kept at a valid logic level (VCTLH or VCTLL) and not be left floating.
15	PUP2	
16	VDD	DSA Power Supply (nominal 3.3V)
20	P/S	Parallel/Serial Mode Select. For parallel mode operation, set this pin to LOW. For serial mode operation, set this pin to HIGH.
21	RF2 ¹	RF2 port (Attenuator RF Output.) This pin can also be used as an input because the design is bidirectional. RF2 is DC-coupled and matched to 50Ω.
22	D4	Parallel Control Voltage Inputs, Attenuation control bit 8dB
23	D3	Parallel Control Voltage Inputs, Attenuation control bit 4dB
24	D2	Parallel Control Voltage Inputs, Attenuation control bit 2dB
EXPOSE PAD	GND	Exposed pad: The exposed pad must be connected to ground for proper operation

Note: 1. RF pins 10 and 21 must be at 0V DC. The RF pins do not require DC blocking capacitors for proper Operation if the 0V DC requirement is met

Programming Options

BVA304 can be programmed using either the parallel or serial interface, which is selectable via P/S pin(Pin20). Serial mode is selected by pulling it to a voltage logic HIGH and parallel mode is selected by setting P/S to logic LOW


Serial Control Mode

The serial interface is a 6 bit shift register to shift in the data MSB (D5) first. It is controlled by three CMOS-compatible signals: SERIN, Clock, and Latch Enable (LE).

Table 6. 6-Bit Serial Word Sequence

D5	Attenuation 16dB Control Bit
D4	Attenuation 8dB Control Bit
D3	Attenuation 4dB Control Bit
D2	Attenuation 2dB Control Bit
D1	Attenuation 1dB Control Bit
D0	Attenuation 0.5dB Control Bit

Figure 4. Serial Mode Register Timing Diagram



The BVA304 has a 3-wire serial peripheral interface (SPI): serial data input (Data), clock (CLK), and latch enable (LE). The serial control interface is activated when P/S is set to HIGH.

In serial mode, the 6-bit Data is clocked MSB first on the rising CLK edges into the shift register and then LE must be toggled HIGH to latch the new attenuation state into the device. LE must be set to LOW to clock new 6-bit data into the shift register because CLK is masked to prevent the attenuator value from changing if LE is kept HIGH (see Figure 4 and Table 9).

Table 7. Mode Selection

P/S	Control Mode
LOW	Parallel
HIGH	Serial

Table 9. Truth Table for Serial Control Word

Digital Control Input						Attenuation (dB)
D5 (MSB)	D4	D3	D2	D1	D0 (LSB)	
LOW	LOW	LOW	LOW	LOW	LOW	0 (Reference)
LOW	LOW	LOW	LOW	LOW	HIGH	0.5
LOW	LOW	LOW	LOW	HIGH	LOW	1
LOW	LOW	LOW	HIGH	LOW	LOW	2
LOW	LOW	HIGH	LOW	LOW	LOW	4
LOW	HIGH	LOW	LOW	LOW	LOW	8
HIGH	LOW	LOW	LOW	LOW	LOW	16
HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	31.5

Table 8. Serial Interface Timing Specifications

Symbol	Parameter	Min	Typ	Max	Unit
f _{CLK}	Serial data clock frequency			10	MHz
t _{SCK}	Minimum serial period	70			ns
t _{SS}	Serial Data setup time	10			ns
t _{SH}	Serial Data hold time	10			ns
t _{LN}	LE setup time	10			ns
t _{LEW}	Minimum LE pulse width	30			ns
t _{LES}	Minimum LE pulse spacing		600		ns

Parallel Control Mode

The BVA304 has six digital control inputs, D0 (LSB) to D5 (MSB), to select the desired attenuation state in parallel mode, as shown in Table 10. The parallel control interface is activated when P/S is set to LOW. There are two modes of parallel operation: direct parallel and latched parallel

Direct Parallel Mode

The LE pin must be kept High. The attenuation state is changed by the control voltage inputs (D0 to D5) directly. This mode is ideal for manual control of the attenuator. In this mode the device will immediately react to any voltage changes to the parallel control pins [pins 2, 3, 4, 22,23, 24]. Use direct parallel mode for the fastest settling time.

Latched Parallel Mode

The LE pin must be kept LOW when changing the control voltage inputs (D0 to D5) to set the attenuation state. When the desired state is set, LE must be toggled LOW to transfer the 6-bit data to the bypass switches of the attenuator array, and then toggled LOW to latch the change into the device until the next desired attenuation change (see Figure 5 and Table 10).

Figure 5. Latched Parallel Mode Timing Diagram




Table 10. Truth Table for the Parallel Control Word

D0	D1	D2	D3	D4	D5	P/S	LE	Attenuation State
LOW	LOW	LOW	LOW	LOW	LOW	LOW	HIGH	Reference Loss
HIGH	LOW	LOW	LOW	LOW	LOW	LOW	HIGH	0.5dB
LOW	HIGH	LOW	LOW	LOW	LOW	LOW	HIGH	1dB
LOW	LOW	HIGH	LOW	LOW	LOW	LOW	HIGH	2dB
LOW	LOW	LOW	HIGH	LOW	LOW	LOW	HIGH	4dB
LOW	LOW	LOW	LOW	HIGH	LOW	LOW	HIGH	8dB
LOW	LOW	LOW	LOW	LOW	HIGH	LOW	HIGH	16dB
HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	LOW	HIGH	31.5dB

Table 11. Parallel Interface Timing Specifications

Symbol	Parameter	Min	Typ	Max	Unit
t_{LEW}	Minimum LE pulse width	10			ns
t_{PH}	Data hold time from LE	10			ns
t_{PS}	Data setup time to LE	10			ns

Power-UP Interface

The BVA304 uses the PUP1 and PUP2 control voltage inputs to set the attenuation value to a known value at power-up before the initial control data word is provided in parallel mode.

Power-up Control for Parallel Mode (P/S=LOW)

When the attenuator powers up with LE set to LOW, the state of PUP1 and PUP2 determines the power-up state of the device per the truth table shown in Table 12.

Power-up Control for Serial Mode (P/S=HIGH)

When the attenuator powers up in Serial mode, the six digital control inputs are set to whatever data is present on the six parallel data inputs (D0 to D5, Refer to Table 13). This allows any one of the 64 attenuation settings to be specified as the power-up state.

Table 12. PUP Truth Table for Parallel Control Mode

Attenuation state	P/S	LE	PUP1	PUP2
31.5 dB	LOW	LOW	HIGH	HIGH
16 dB	LOW	LOW	HIGH	LOW
8 dB	LOW	LOW	LOW	HIGH
Reference Loss	LOW	LOW	LOW	LOW
Defined by C0.5-C16	LOW	HIGH	Don't Care	Don't Care

Table 13. PUP Truth Table for Serial Control Mode

Attenuation State	P/S	D0	D1	D2	D3	D4	D5
Reference Loss	HIGH	LOW	LOW	LOW	LOW	LOW	LOW
0.5dB	HIGH	HIGH	LOW	LOW	LOW	LOW	LOW
1dB	HIGH	LOW	HIGH	LOW	LOW	LOW	LOW
2dB	HIGH	LOW	LOW	HIGH	LOW	LOW	LOW
4dB	HIGH	LOW	LOW	LOW	HIGH	LOW	LOW
8dB	HIGH	LOW	LOW	LOW	LOW	HIGH	LOW
16dB	HIGH	LOW	LOW	LOW	LOW	LOW	HIGH
20dB	HIGH	LOW	LOW	LOW	HIGH	LOW	HIGH
24dB	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH
31.5dB	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH

Typical RF Performance Plot - BVA304 EVK - PCB (Application Circuit:50~500MHz)


Typical Performance Data @ 25°C and VDD = 3.3V unless otherwise noted and Application Circuit refer to Table 15

Table 14. Typical RF Performance(50~500MHz)

parameter	Frequency		Unit
	70	200	
Gain ¹	23.3	23.1	dB
S11	-15.3	-19	dB
S22	-14.3	-19.5	dB
OIP3 ²	27.2	26.8	dBm
P1dB	20.3	20.5	dBm
N.F	3.3	3.6	dB

1. Gain data has PCB & Connectors insertion loss de-embedded
 2. OIP3_{measured} measured with two tones at an output of -3dBm per tone separated by 1MHz.

Table 15. 50~500MHz IF Application Circuit



Application Circuit Values	Frequency	IF Circuit
		50MHz ~ 500MHz
	C6/C4	2.2nF
	L1(1005 Chip Ind)	330nH

Figure 6. Gain vs. Frequency over Temperature




Figure 7. Gain vs. Frequency over Major Attenuation States




Figure 8. Input Return Loss vs. Frequency over Major Attenuation States





Figure 9. Input Return Loss vs. Frequency over Temperature (Min/Max Gain State)



Typical RF Performance Plot - BVA304 EVK - PCB (Application Circuit:50~500MHz)

Typical Performance Data @ 25°C and VDD = 3.3V unless otherwise noted and Application Circuit refer to Table 15

Figure 10. Output Return Loss vs. Frequency
over Major Attenuation States





Figure 11. Output Return Loss vs. Frequency
over Temperature (Min¹, Max Gain State)



1. Min Gain was measured in the state is set with attenuation 31.5dB.

Figure 12. OIP3 vs. Frequency
Over Temperature (Max Gain State)




Figure 13. OIP3 vs. Frequency
Over Temperature (15.5dB Attenuation State)




Figure 14. P1dB vs. Frequency
Over Temperature (Max Gain State)





Figure 15. Noise Figure vs. Frequency
Over Temperature (Max Gain State)



Typical RF Performance Plot - BVA304 EVK - PCB (Application Circuit:50~500MHz)

Typical Performance Data @ 25°C and VDD = 3.3V unless otherwise noted and Application Circuit refer to Table 15

Figure 16. Attenuation Error vs Frequency
over Major Attenuation Steps




Figure 17. Attenuation Error vs Attenuation Setting
over Major Frequency (Max Gain State)




Figure 18. 0.5dB Step Attenuation vs Attenuation Setting
over Major Frequency




Figure 19. Attenuation Error at 70MHz vs Temperature
Over All Attenuation States





Figure 20. Attenuation Error at 200MHz vs Temperature
Over All Attenuation States



Typical RF Performance Plot - BVA304 EVK - PCB (Application Circuit:500~1700MHz)


Typical Performance Data @ 25°C and VDD = 3.3V unless otherwise noted and Application Circuit refer to Table 17

Table 16. Typical RF Performance(500~1700MHz)

parameter	Frequency					Unit
	700	800	900	1000	1100	
Gain ¹	19.8	19.1	18.6	18.0	17.4	dB
S11	-14.5	-14.0	-13.3	-12.9	-12.6	dB
S22	-15.0	-16.9	-18.8	-20.7	-23.3	dB
OIP3 ²	28.9	29.6	30.4	30.1	29.9	dBm
P1dB	20.3	20.2	20.1	19.8	19.6	dBm
N.F	3.5	3.6	3.6	3.6	3.6	dB

1. Gain data has PCB & Connectors insertion loss de-embedded
 2. OIP3_{measured} measured with two tones at an output of -3 dBm per tone separated by 1 MHz.

Table 17. 500~1700MHz RF Application Circuit



Application Circuit Values	Frequency	RF Circuit
	500MHz ~ 1700MHz	500MHz ~ 1700MHz
	C6/C4	56pF
L1(1005 Chip Ind)	22nH	

Figure 21. Gain vs. Frequency over Temperature (Max Gain State)




Figure 22. Gain vs. Frequency over Major Attenuation States




Figure 23. Input Return Loss vs. Frequency over Major Attenuation States





Figure 24. Input Return Loss vs. Frequency over Temperature (Min¹,Max Gain State)



1. Min Gain was measured in the state is set with attenuation 31.5dB.

Typical RF Performance Plot - BVA304 EVK - PCB (Application Circuit:500~1700MHz)

Typical Performance Data @ 25°C and VDD = 3.3V unless otherwise noted and Application Circuit refer to Table 17

Figure 25. Output Return Loss vs. Frequency
over Major Attenuation States





Figure 26. Output Return Loss vs. Frequency
over Temperature (Min¹, Max Gain State)



1. Min Gain was measured in the state is set with attenuation 31.5dB.

Figure 27. OIP3 vs. Frequency
Over Temperature (Max Gain State)




Figure 28. OIP3 vs. Frequency
Over Temperature (15.5dB Attenuation State)




Figure 29. P1dB vs. Frequency
Over Temperature (Max Gain State)





Figure 30. Noise Figure vs. Frequency
Over Temperature (Max Gain State)



Typical RF Performance Plot - BVA304 EVK - PCB (Application Circuit:500~1700MHz)

Typical Performance Data @ 25°C and VDD = 3.3V unless otherwise noted and Application Circuit refer to Table 17

Figure 31. Attenuation Error vs Frequency
over Major Attenuation Steps




Figure 32. Attenuation Error vs Attenuation Setting
over Major Frequency (Max Gain State)




Figure 33. 0.5dB Step Attenuation vs Attenuation Setting
over Major Frequency (Max Gain State)





Figure 34. Attenuation Error at 900MHz vs Temperature
Over All Attenuation States



Typical RF Performance Plot - BVA304 EVK - PCB (Application Circuit:1700~4000MHz)


Typical Performance Data @ 25°C and VDD = 3.3V unless otherwise noted and Application Circuit refer to Table 19

Table 18. Typical RF Performance(1700~4000MHz)

parameter	Frequency					Unit
	1700	1900	2140	2650	3500	
Gain ¹	14.6	14.0	13.3	12.0	9.4	dB
S11	-9.3	-8.8	-8.1	-8.3	-13.0	dB
S22	-15.5	-19.3	-26.8	-26.8	-12.9	dB
OIP3 ²	29.6	31.1	31.1	31.0	30.4	dBm
P1dB	19.0	19.0	19.0	18.6	18.3	dBm
N.F	3.7	3.7	3.8	3.9	4.6	dB

1. Gain data has PCB & Connectors insertion loss de-embedded
 2. OIP3_{measured} measured with two tones at an output of -3 dBm per tone separated by 1 MHz.

Table 19. 1700~4000MHz RF Application Circuit



Application Circuit Values	Frequency	RF Circuit
		1700MHz ~ 4000MHz
	C6/C4	22pF
L1(1005 Chip Ind)	6.2nH	

Figure 35. Gain vs. Frequency over Temperature (Max Gain State)




Figure 36. Gain vs. Frequency over Major Attenuation States




Figure 37. Input Return Loss vs. Frequency over Major Attenuation States





Figure 38. Input Return Loss vs. Frequency over Temperature (Min¹,Max Gain State)



1. Min Gain was measured in the state is set with attenuation 31.5dB.

Typical RF Performance Plot - BVA304 EVK - PCB (Application Circuit:1700~4000MHz)

Typical Performance Data @ 25°C and VDD = 3.3V unless otherwise noted and Application Circuit refer to Table 19

Figure 39. Output Return Loss vs. Frequency
over Major Attenuation States





Figure 40. Output Return Loss vs. Frequency
over Temperature (Min¹, Max Gain State)



1. Min Gain was measured in the state is set with attenuation 31.5dB.

Figure 41. OIP3 vs. Frequency
Over Temperature (Max Gain State)




Figure 42. OIP3 vs. Frequency
Over Temperature (15.5dB Atteuation State)




Figure 43. P1dB vs. Frequency
Over Temperature (Max Gain State)





Figure 44. Noise Figure vs. Frequency
Over Temperature (Max Gain State)



Typical RF Performance Plot - BVA304 EVK - PCB (Application Circuit:1700~4000MHz)

Typical Performance Data @ 25°C and VDD = 3.3V unless otherwise noted and Application Circuit refer to Table 19

Figure 45. Attenuation Error vs Frequency
over Major Attenuation Steps




Figure 46. Attenuation Error vs Attenuation Setting
over Major Frequency (Max Gain State)




Figure 47. 0.5dB Step Attenuation vs Attenuation Setting
over Major Frequency (Max Gain State)




Figure 48. Attenuation Error at 1.9GHz vs Temperature
Over All Attenuation States




Figure 49. Attenuation Error at 2.14GHz vs Temperature
Over All Attenuation States





Figure 50. Attenuation Error at 2.65GHz vs Temperature
Over All Attenuation States



Typical RF Performance Plot - BVA304 EVK - PCB (Application Circuit:1700~4000MHz)

Typical Performance Data @ 25°C and VDD = 3.3V unless otherwise noted and Application Circuit refer to Table 19


Figure 51. Attenuation Error at 3.5GHz vs Temperature
 Over All Attenuation States


Figure 52. Evaluation Board Schematic




Figure 53. Evaluation Board PCB




Table 20. Application Circuit


Application Circuit Values Example			
Freq.	IF Circuit 50 ~ 500MHz	RF Circuit 500MHz ~ 1.7GHz	RF Circuit 1.7GHz ~ 4GHz
C6/C4	2.2nF	56pF	22pF
L1(1005 Chip Ind)	330nH	22nH	6.2nH

Table 21. Bill of Material - Evaluation Board

No.	Ref Des	Part Qty	Part Number	REMARK
1	C4,C6	2	CAP 0402 22pF 50V	Another circuit refer to table 20
2	C2	1	CAP 0402 1nF 50V	
3	C1	1	NC	
4	C22	1	CAP 0402 100nF 50V	
5	L1	1	IND 1608 6.2nH	Another circuit refer to table 20
6	C3	1	CAP 0402 100pF 50V	
7	R1,R2	2	RES 0402 10K ohm	
8	R3	1	RES 0603 10K ohm	
9	R4,R5,R7	3	RES 0603 0 ohm	
10	J1	1	Receptacle connector	
11	U1	1	QFN4X4_24L_BVA304	
12	J2,J3	2	SMA_END_LAUNCH	

Notice: Evaluation Board for Marketing Release was set to 1.7GHz to 4GHz application circuit (Refer to Table 19)

Figure 54. Recommended Serial mode Application Circuit schematic (With maximum attenuation)¹



1. This serial mode application circuit provide the maximum attenuation setting (31.5dB, Refer to Table 13.) when PUP state .
In order to set any other Attenuation status, each combinations of C0.5-C16 may be set with reference to Table 13. Truth Table.
2. Recommended R1/R2/R3 values are over 1KOhm.

Figure 55. Suggested PCB Land Pattern and PAD Layout





Figure 56. Package Outline Dimension



NOTES:

1. Dimensioning and tolerancing conform to ASME Y14.5–2009.
2. All dimensions are in millimeters.
3. N is the total number of terminals.
4. The location of the marked terminal #1 identifier is within the hatched area.
5. ND and NE refer to the number of terminals each D and E side respectively.
6. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.3mm from the terminal tip. If the terminal has a radius on the other end of it, dimension b should not be measured in that radius area.
7. Coplanarity applies to the terminals and all other bottom surface metallization.


Dimension Table (Notes 1,2)

Symbol	Thickness	Min	Nominal	Max	Note
A		0.80	0.90	1.00	
A1		0.00	0.02	0.05	
A3		---	0.20 Ref.	---	
b		0.18	0.25	0.30	6
D		4.00 BSC			
E		4.00 BSC			
e		0.50 BSC			
D2		2.30	2.45	2.55	
E2		2.30	2.45	2.55	
K		0.2	---	---	
L		0.30	0.40	0.50	
aaa		0.05			
bbb		0.10			
ccc		0.10			
dodd		0.05			
eee		0.08			
N		24			3
ND		6			5
NE		6			5

Figure 57. Evaluation Board PCB Layer Information

ER : 4.6 ~ 4.8	COPPER :1oz + 0.5oz (plating), Top Layer
	P.P : (0.2+0.06+0.06) TOTAL = 0.32mm
ER : 4.6	COPPER :1oz (GND), Inner Layer
	CORE : 0.73mm FINISH THICKNESS :1.55T
ER : 4.6 ~ 4.8	COPPER :1oz, Inner Layer
	P.P : (0.2+0.06+0.06) TOTAL = 0.32mm
	COPPER :1oz + 0.5oz (plating), Bottom Layer

Figure 58. Tape & Reel



Packaging information:	
Tape Width	12mm
Reel Size	7"
Device Cavity Pitch	8mm
Devices Per Reel	1K

Figure 59. Package Marking



Marking information:	
BVA304	Device Name
YY	Year
WW	Work Week
XX	LOT Number

Lead plating finish

100% Tin Matte finish

(All BeRex products undergoes a 1 hour, 150 degree C, Anneal bake to eliminate thin whisker growth concerns.)

MSL / ESD Rating

ESD Rating:	Class 1C
Value:	1000V
Test:	Human Body Model (HBM)
Standard:	JEDEC Standard JS-001-2017
MSL Rating:	Level 1 at +260°C convection reflow
Standard:	JEDEC Standard J-STD-020



Proper ESD procedures should be followed when handling this device.

RoHS Compliance

This part is compliant with Restrictions on the use of certain Hazardous Substances in Electrical and Electronic Equipment (RoHS) Directive 2011/65/EU as amended by Directive 2015/863/EU.

This product also is compliant with a concentration of the Substances of Very High Concern (SVHC) candidate list which are contained in a quantity of less than 0.1%(w/w) in each components of a product and/or its packaging placed on the European Community market by the BeRex and Suppliers.

NATO CAGE code:

2	N	9	6	F
---	---	---	---	---