

# PCA9554A Remote 8-Bit I<sup>2</sup>C and SMBus I/O Expander With Interrupt Output and **Configuration Registers**

#### 1 Features

- I<sup>2</sup>C to Parallel Port Expander
- Open-Drain Active-Low Interrupt Output
- Operating Power-Supply Voltage Range of 2.3 V to 5.5 V
- 5-V Tolerant I/Os
- 400-kHz Fast I<sup>2</sup>C Bus
- Three Hardware Address Pins Allow up to Eight Devices on the I<sup>2</sup>C/SMBus
- Input/Output Configuration Register
- Polarity Inversion Register
- Internal Power-On Reset
- Power-Up With All Channels Configured as Inputs
- No Glitch on Power Up
- Latched Outputs With High-Current Drive Maximum Capability for Directly Driving LEDs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

### 2 Description

This 8-bit I/O expander for the two-line bidirectional bus ( $I^2C$ ) is designed for 2.3-V to 5.5-V  $V_{CC}$  operation. It provides general-purpose remote I/O expansion for most microcontroller families via the I<sup>2</sup>C interface [serial clock (SCL), serial data (SDA)].


The PCA9554A consists of one 8-bit Configuration (input or output selection), Input, Output, and Polarity Inversion (active high or active low) registers. At power on, the I/Os are configured as inputs with a weak pullup to V<sub>CC</sub>. However, the system master can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding Input or Output register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system master.


The system master can reset the PCA9554A in the event of a timeout or other improper operation by utilizing the power-on reset feature, which puts the registers in their default state and initializes the I<sup>2</sup>C/ SMBus state machine.


#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
	DB (SSOP) (16)	6.20 mm × 5.30 mm
	DBQ (VQFN) (16)	4.90 mm × 3.90 mm
	DGV (TSSOP) (16)	3.60 mm × 4.40 mm
PCA9554A	DW (SOIC)	10.3 mm x 7.50 mm
	PW (TSSOP)	5.00 mm x 4.40 mm
	RGT (VQFN)	3.00 mm x 3.00 mm
	RGV (VQFN)	4.00 mm x 4.00 mm

For all available packages, see the orderable addendum at the end of the datasheet.









# **Table of Contents**

1 Features	1	8 Detailed Description	13
2 Description	1	8.1 Functional Block Diagram	
3 Revision History		8.2 Device Functional Modes	14
4 Description (Continued)		8.3 Programming	
5 Pin Configuration And Functions		9 Application Information Disclaimer	
6 Specifications		9.1 Application Information	
6.1 Absolute Maximum Ratings		10 Power Supply Recommendations	
6.2 ESD Ratings		10.1 Power-On Reset Requirements	23
6.3 Recommended Operating Conditions		11 Device and Documentation Support	
6.4 Thermal Information		11.1 Support Resources	
6.6 I <sup>2</sup> C Interface Timing Requirements		11.2 Trademarks11.3 Electrostatic Discharge Caution	
6.7 Switching Characteristics		11.4 Glossary	
6.8 Typical Characteristics		12 Mechanical, Packaging, and Orderable	20
7 Parameter Measurement Information		Information	25
3 Revision History Changes from Revision E (May 2014) to Re	vision F (	March 2021)	Page
Changed the Davise Information table	V1010111 (1	Maion 2021)	
<ul> <li>Moved the Storage temperature range from</li> </ul>	n the Hand	lling Ratings table to the Absolute Maximum Rat	ings
		nal Information table	
<ul> <li>Changed the V<sub>IH</sub> High-level input voltage (\$\frac{1}{2}\$</li> </ul>	SDL, SDA)	) Max value From: 5.5 V To: V <sub>CC</sub> in the <i>Recomm</i>	ended
<ul> <li>Changed the V<sub>IL</sub> Low-level input voltage (A</li> </ul>	2–A0, P7-	-P0) Max value From: 0.8 V To: 0.3 x V <sub>CC</sub> in the	
		ics	
<ul> <li>Added the V<sub>PORF</sub> row in the Electrical Char</li> </ul>	acteristics		<mark>6</mark>
<ul> <li>Changed the I<sub>CC</sub> Standby mode values in t</li> </ul>	he <i>Electric</i>	al Characteristics	<mark>6</mark>
<ul> <li>Changed the C<sub>i</sub> SCL Max value From: 5 pF</li> </ul>	To: 8 pF	n the Electrical Characteristics	6
- · · · · · · · · · · · · · · · · · · ·	•	pF in the Electrical Characteristics	
		200 ns To 350 ns in the <i>Switching Characteristic</i>	
		200 HS TO 300 HS III the Switching Characteristic	
Changed the Power Supply Recommendat	10ns		23
Changes from Revision D (August 2008) to	Revision	E (May 2014)	Page
Added Interrunt Errata section			15

## 4 Description (Continued)

The PCA9554A open-drain interrupt (  $\overline{\text{INT}}$ ) output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system master that an input state has changed.

 $\overline{\text{INT}}$  can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I<sup>2</sup>C bus. Thus, the PCA9554A can remain a simple slave device.

The device's outputs (latched) have high-current drive capability for directly driving LEDs and low current consumption.

Three hardware pins (A0, A1, and A2) are used to program and vary the fixed  $I^2C$  address and allow up to eight devices to share the same  $I^2C$  bus or SMBus.

The PCA9554A is pin-to-pin and  $I^2$ C address compatible with the PCF8574A. However, software changes are required, due to the enhancements in the PCA9554A over the PCF8574A.

The PCA9554A and PCA9554 are identical except for their fixed  $I^2C$  address. This allows for up to 16 of these devices (8 of each) on the same  $I^2C/SMBus$ .



# **5 Pin Configuration And Functions**




Table 5-1. Pin Functions

	PIN	10010	5-1. Fill I diletions
NAME	QSOP (DBQ) SOIC (DW), SSOP (DB), TSSOP (PW), AND TVSOP (DGV)	QFN (RGT AND RGV)	DESCRIPTION
A0	1	15	Address input. Connect directly to V <sub>CC</sub> or ground.
A1	2	16	Address input. Connect directly to V <sub>CC</sub> or ground.
A2	3	1	Address input. Connect directly to V <sub>CC</sub> or ground.
P0	4	2	P-port input/output. Push-pull design structure.
P1	5	3	P-port input/output. Push-pull design structure.
P2	6	4	P-port input/output. Push-pull design structure.
P3	7	5	P-port input/output. Push-pull design structure.
GND	8	6	Ground
P4	9	7	P-port input/output. Push-pull design structure.
P5	10	8	P-port input/output. Push-pull design structure.
P6	11	9	P-port input/output. Push-pull design structure.
P7	12	10	P-port input/output. Push-pull design structure.
ĪNT	13	11	Interrupt output. Connect to V <sub>CC</sub> through a pullup resistor.
SCL	14	12	Serial clock bus. Connect to V <sub>CC</sub> through a pullup resistor.
SDA	15	13	Serial data bus. Connect to V <sub>CC</sub> through a pullup resistor.
V <sub>CC</sub>	16	14	Supply voltage

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



# **6 Specifications**

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		·	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range	Supply voltage range			V
VI	Input voltage range <sup>(2)</sup>		-0.5	6	V
Vo	Output voltage range <sup>(2)</sup>		-0.5	6	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-20	mA
I <sub>IOK</sub>	Input/output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
I <sub>OL</sub>	Continuous output low current	V <sub>O</sub> = 0 to V <sub>CC</sub>		50	mA
I <sub>OH</sub>	Continuous output high current	V <sub>O</sub> = 0 to V <sub>CC</sub>		-50	mA
	Continuous current through GND			-250	mA
Icc	Continuous current through V <sub>CC</sub>			160	ША
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			MIN	MAX	UNIT
V Flaatus	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	0	2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	0	1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### **6.3 Recommended Operating Conditions**

	-		N	IIN MA	X UNIT
V <sub>CC</sub>	Supply voltage			2.3 5.	5 V
V	High level input voltage	SCL, SDA	0.7 × \	vcc Vc	c v
V <sub>IH</sub>	/ <sub>IH</sub> High-level input voltage	A2-A0, P7-P0		2 5.	
V	Low level input veltage	SCL, SDA	_	0.5 0.3 × V <sub>C</sub>	c v
V <sub>IL</sub>	Low-level input voltage	A2-A0, P7-P0	_	0.5 0.3 × V <sub>C</sub>	
I <sub>OH</sub>	High-level output current	P7–P0		-1	0 mA
I <sub>OL</sub>	Low-level output current	P7–P0		2	5 mA
T <sub>A</sub>	Operating free-air temperature		-	-40 8	5 °C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		PCA9554A							
		DB (SSOP)	DBQ (SSOP)	DGV (TVSOP)	DW (SOIC)	PW (TSSOP)	RGT (TSSOP)	RGV (TSSOP)	UNIT
			16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	113.2	121.7	120	84.7	122	63.2	51	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### **6.5 Electrical Characteristics**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub>	Input diode clamp voltage	I <sub>I</sub> = -18 mA	2.3 V to 5.5 V	-1.2			V
$V_{PORR}$	Power-onreset voltage, V <sub>CC</sub> rising	$V_I = V_{CC}$ or GND, $I_O = 0$			1.2	1.5	V
$V_{PORF}$	Power-onreset voltage, V <sub>CC</sub> falling	$V_I = V_{CC}$ or GND, $I_O = 0$		0.75	1		V
			2.3 V	1.8			
		I <sub>OH</sub> = –8 mA	3 V	2.6			
		IOH = -0 IIIA	4.5 V	3.1			
V	P-port high-level output voltage <sup>(2)</sup>		4.75 V	4.1			V
V <sub>OH</sub>	r-port night-level output voltage		2.3 V	1.7			V
		I <sub>OH</sub> = -10 mA	3 V	2.5			
		IOH – – TO TITA	4.5 V	3			
			4.75 V	4			
	SDA	V <sub>OL</sub> = 0.4 V	2.3 V to 5.5 V	3	8		
			2.3 V	8	10		
		V -05V	3 V	8	14		
		V <sub>OL</sub> = 0.5 V	4.5 V	8	17		
	D most(3)		4.75 V	8	35		A
l <sub>OL</sub>	P port <sup>(3)</sup>		2.3 V	10	13		mA
		V -0.7.V	3 V	10	19		
		V <sub>OL</sub> = 0.7 V	4.5 V	10	24		
			4.75 V	10	45		
	INT	V <sub>OL</sub> = 0.4 V	2.3 V to 5.5 V	3	10		
	SCL, SDA	V = V == CND	0.01/4- 5.51/			±1	
l <sub>l</sub>	A2-A0	$V_{I} = V_{CC}$ or GND	2.3 V to 5.5 V			±1	μA
I <sub>IH</sub>	P port	V <sub>I</sub> = V <sub>CC</sub>	2.3 V to 5.5 V			1	μA
I <sub>IL</sub>	P port	V <sub>I</sub> = GND	2.3 V to 5.5 V			-100	μA
			5.5 V		104	175	
		$V_I = V_{CC}$ , $I_O = 0$ , $I/O = inputs$ , $f_{scl} = 400 \text{ kHz}$ , No load	3.6 V		50	90	
	Operating made	150 100 11.1.	2.7 V		20	65	
	Operating mode		5.5 V		60	150	
		$V_I = V_{CC}$ , $I_O = 0$ , $I/O = inputs$ , $f_{scl} = 100 \text{ kHz}$ , No load	3.6 V		15	40	
		15C 100 KH2, 110 1000	2.7 V		8	20	4
I <sub>CC</sub>			5.5 V		450	700	μA
		$V_I = GND$ , $I_O = 0$ , $I/O = inputs$ , $f_{scl} = 0$ kHz, No load	3.6 V		300	600	
		I <sub>SCI</sub> – U KI12, NO IOAG	2.7 V		230	500	
	Standby mode		5.5 V		1.9	3.5	
		$V_1 = V_{CC}$ , $I_O = 0$ , $I/O = inputs$ , $f_{scl} = 0$ kHz, No load	3.6 V		1.1	1.8	
		I <sub>SCI</sub> – U KI12, NO IOAG	2.7 V		1	1.6	
Λ.Ι.	Additional appropriation of the state of the	One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	2.3 V to 5.5 V			1.5	w- A
ΔI <sub>CC</sub>	Additional current in standby mode	Every LED I/O at $V_I = 4.3 \text{ V}$ ; $f_{scl} = 0 \text{ kHz}$	5.5 V			1	mA
Cı	SCL	V <sub>I</sub> = V <sub>CC</sub> or GND	2.3 V to 5.5 V		4	8	pF
	SDA	V = V = T CND	0.03/// 5.53/		5.5	9.5	
C <sub>io</sub>	P port	V <sub>IO</sub> = V <sub>CC</sub> or GND	2.3 V to 5.5 V		8	9.5	pF

<sup>(1)</sup> All typical values are at nominal supply voltage (2.5-V, 3.3-V, or 5-V  $V_{CC}$ ) and  $T_A$  = 25°C.

<sup>(2)</sup> The total current sourced by all I/Os must be limited to 85 mA.

<sup>(3)</sup> Each I/O must be externally limited to a maximum of 25 mA, and the P port (P0 to P7) must be limited to a maximum current of 200 mA.

# 6.6 I<sup>2</sup>C Interface Timing Requirements

over operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

·				STANDARD MODE FAST MODE I <sup>2</sup> C BUS			UNIT
			MIN	MAX	MIN	MAX	
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		0	100	0	400	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time		4		0.6		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time		4.7		1.3		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time			50		50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time		250		100		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time		0		0		ns
t <sub>icr</sub>	I <sup>2</sup> C input rise time			1000	20 + 0.1C <sub>b</sub> (1)	300	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time			300	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output fall time	10-pF to 400-pF bus		300	20 + 0.1C <sub>b</sub> (1)	300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between Stop and	d Start	4.7		1.3		μs
t <sub>sts</sub>	I <sup>2</sup> C Start or repeated Start conditio	n setup	4.7		0.6		μs
t <sub>sth</sub>	I <sup>2</sup> C Start or repeated Start conditio	n hold	4		0.6		μs
t <sub>sps</sub>	I <sup>2</sup> C Stop condition setup		4		0.6		μs
t <sub>vd(data)</sub>	Valid data time	SCL low to SDA output valid	300		50		ns
t <sub>vd(ack)</sub>	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low	0.3	3.45	0.1	0.9	μs
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load	•		400		400	ns

<sup>(1)</sup>  $C_b$  = Total capacitive load of one bus in pF

## **6.7 Switching Characteristics**


over operating free-air temperature range (unless otherwise noted) (see Figure 7-2 and Figure 7-3)

	PARAMETER	PARAMETER FROM (INPUT)		STANDARD MODE I <sup>2</sup> C BUS	FAST MODE I <sup>2</sup> C BUS	UNIT
		(INPUT)	(OUTPUT)	MIN MA	K MIN MAX	
t <sub>iv</sub>	Interrupt valid time	P port	ĪNT		4 4	μs
t <sub>ir</sub>	Interrupt reset delay time	SCL	ĪNT		4 4	μs
t <sub>pv</sub>	Output data valid	SCL	P7-P0	35	350	ns
t <sub>ps</sub>	Input data setup time	P port	SCL	100	100	ns
t <sub>ph</sub>	Input data hold time	P port	SCL	1	1	μs



## 6.8 Typical Characteristics

 $T_A = 25$ °C (unless otherwise noted)




1.8
1.6
1.4
1.2
1.2
1.2
1.8 V
2.5 V
2.5 V
3.3 V
5 V
0.4
0.2
0
-40
-15
10
35
60
85
T<sub>A</sub> - Free-Air Temperature (°C)

f<sub>SCL</sub> = 0 kHz
I/Os = High Inputs

Figure 6-1. Supply Current (I<sub>CC</sub>, Operating Mode) vs Temperature (T<sub>A</sub>) at Four Supply Voltages

Figure 6-2. Supply Current (ICC, Standby Mode) vs Temperature (T<sub>A</sub>) at Four Supply Voltages







Figure 6-3. Supply Current (I<sub>CC</sub>, Operating Mode) vs Supply Voltage (V<sub>CC</sub>)

Figure 6-4. Output Low Voltage ( $V_{OL}$ ) vs Temperature ( $T_A$ ) for P-Port I/Os






Figure 6-5. Sink Current (I<sub>OL</sub>) vs Output Low Voltage (V<sub>OL</sub>) for P-Ports at Four Supply Voltages

Figure 6-6. Output High Voltage ( $V_{CC} - V_{OH}$ ) vs Temperature ( $T_A$ ) for P-Ports

#### www.ti.com




Figure 6-7. Source Current (I<sub>OH</sub>) vs Output High Voltage (V<sub>OH</sub>) for P-Ports at Four Supply Voltages




Figure 6-8. Output High Voltage ( $V_{OH}$ ) vs Supply Voltage ( $V_{CC}$ ) for P-Ports




Figure 6-9. Supply Current ( $I_{CC}$ ) vs Number of I/Os Held Low (#)






Figure 6-10.  $\Delta$  I<sub>CC</sub> vs Temperature for Different V<sub>CC</sub> (V<sub>I</sub> = V<sub>CC</sub> - 0.6 V)



### 7 Parameter Measurement Information



**SDA LOAD CONFIGURATION** 




**VOLTAGE WAVEFORMS** 


BYTE	DESCRIPTION
1	I <sup>2</sup> C address
2, 3	P-port data

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0$  = 50  $\Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.

Figure 7-1. I<sup>2</sup>C Interface Load Circuit And Voltage Waveforms




#### INTERRUPT LOAD CONFIGURATION




- A.  $C_L$  includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.

Figure 7-2. Interrupt Load Circuit And Voltage Waveforms






P-PORT LOAD CONFIGURATION



WRITE MODE  $(R/\overline{W} = 0)$ 




- A.  $C_L$  includes probe and jig capacitance.
- B.  $t_{pv}$  is measured from 0.7 ×  $V_{CC}$  on SCL to 50% I/O pin output.
- C. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_r/t_f \leq$  30 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 7-3. P-Port Load Circuit And Voltage Waveforms

# **8 Detailed Description**


# 8.1 Functional Block Diagram



- A. Pin numbers shown are for the DB, DBQ, DGV, DW, or PW package.
- B. All I/Os are set to inputs at reset.

Figure 8-1. Logic Diagram





A. At power-on reset, all registers return to default values.

Figure 8-2. Simplified Schematic Of P0 To P7

#### 8.2 Device Functional Modes

#### 8.2.1 Power-On Reset

When power (from 0 V) is applied to  $V_{CC}$ , an internal power-on reset holds the PCA9554A in a reset condition until  $V_{CC}$  has reached  $V_{PORR}$ . At that point, the reset condition is released and the PCA9554A registers and  $I^2C/SMBus$  state machine will initialize to their default states. After that,  $V_{CC}$  must be lowered to below 0.2 V and then back up to the operating voltage for a power-reset cycle.

### 8.2.2 I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 (in Figure 8-2) are off, which creates a high impedance input with a weak pullup (100 k $\Omega$  typ) to V<sub>CC</sub>. The input voltage may be raised above V<sub>CC</sub> to a maximum of 5.5 V.

If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the output port register. In this case, there are low impedance paths between the I/O pin and either  $V_{CC}$  or GND. The external voltage applied to this I/O pin should not exceed the recommended levels for proper operation.

### 8.2.3 Interrupt Output (INT)

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time,  $t_{iv}$ , the signal  $\overline{INT}$  is valid. Resetting the interrupt circuit is achieved when data on the port is changed to the original setting, data is read from the port that generated the interrupt. Resetting occurs in the read mode at the acknowledge (ACK) or not acknowledge (NACK) bit after the rising edge of the SCL signal.

Interrupts that occur during the ACK or NACK clock pulse can be lost (or be very short) due to the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as  $\overline{\text{INT}}$ . Writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur, if the state of the

pin does not match the contents of the Input Port register. Because each 8-pin port is read independently, the interrupt caused by port 0 is not cleared by a read of port 1 or vice versa.

The  $\overline{\text{INT}}$  output has an open-drain structure and requires pull-up resistor to  $V_{CC}$ .

#### 8.2.3.1 Interrupt Errata

#### 8.2.3.1.1 Description

The INT will be improperly de-asserted if the following two conditions occur:

1. The last I<sup>2</sup>C command byte (register pointer) written to the device was 00h.

#### Note

This generally means the last operation with the device was a Read of the input register. However, the command byte may have been written with 00h without ever going on to read the input register. After reading from the device, if no other command byte written, it will remain 00h.

2. Any other slave device on the I<sup>2</sup>C bus acknowledges an address byte with the R/W bit set high

#### 8.2.3.1.2 System Impact

Can cause improper interrupt handling as the Master will see the interrupt as being cleared.

#### 8.2.3.1.3 System Workaround

Minor software change: User must change command byte to something besides 00h after a Read operation to the PCA9554A device or before reading from another slave device.

#### Note

Software change will be compatible with other versions (competition and TI redesigns) of this device.

#### 8.3 Programming

### 8.3.1 I<sup>2</sup>C Interface

The bidirectional I<sup>2</sup>C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply through a pullup resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

 $I^2C$  communication with this device is initiated by a master sending a Start condition, a high-to-low transition on the SDA input/output while the SCL input is high (see Figure 8-3). After the Start condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (R/ $\overline{W}$ ).

After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input/output during the high of the ACK-related clock pulse. The address inputs (A0–A2) of the slave device must not be changed between the Start and Stop conditions.

On the I<sup>2</sup>C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (Start or Stop) (see Figure 8-4).

A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master (see Figure 8-3).

Any number of data bytes can be transferred from the transmitter to receiver between the Start and Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 8-5). When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation.

Copyright © 2021 Texas Instruments Incorporated

A master receiver will signal an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a Stop condition.




Figure 8-3. Definition Of Start And Stop Conditions




Figure 8-4. Bit Transfer




Figure 8-5. Acknowledgment On The I<sup>2</sup>C Bus

# 8.3.2 Register Map

**Table 8-1. Interface Definition** 

BYTE		BIT									
BITE	7 (MSB)	6	5	4	3	2	1	0 (LSB)			
I <sup>2</sup> C slave address	L	Н	Н	Н	A2	A1	A0	R/W			
Px I/O data bus	P7	P6	P5	P4	P3	P2	P1	P0			

#### 8.3.2.1 Device Address

Figure 8-6 shows the address byte for the PCA9554A.




Figure 8-6. Pca9554a Address

Table 8-2. Address Reference

	INPUTS		I <sup>2</sup> C BUS SLAVE ADDRESS
A2	A1	A0	I-C BUS SLAVE ADDRESS
L	L	L	56 (decimal), 38 (hexadecimal)
L	L	Н	57 (decimal), 39 (hexadecimal)
L	Н	L	58 (decimal), 3A (hexadecimal)
L	Н	Н	59 (decimal), 3B (hexadecimal)
Н	L	L	60 (decimal), 3C (hexadecimal)
Н	L	Н	61 (decimal), 3D (hexadecimal)
Н	Н	L	62 (decimal), 3E (hexadecimal)
Н	Н	Н	63 (decimal), 3F (hexadecimal)

The last bit of the slave address defines the operation (read or write) to be performed. When it is high (1), a read is selected. A low (0) selects a write operation.

## 8.3.2.2 Control Register And Command Byte

Following the successful acknowledgment of the address byte, the bus master sends a command byte that is stored in the control register in the PCA9554A. Two bits of this command byte state the operation (read or write) and the internal register (input, output, polarity inversion or configuration) that will be affected. This register can be written or read through the I<sup>2</sup>C bus. The command byte is sent only during a write transmission.

Once a command byte has been sent, the register that was addressed continues to be accessed by reads until a new command byte has been sent.




Figure 8-7. Control Register Bits

Table 8-3. Command Byte

CONTROL RE	GISTER BITS	COMMAND BYTE	REGISTER	PROTOCOL	POWER-UP	
B1	В0	(HEX)	REGISTER	PROTOCOL	DEFAULT	
0	0	0x00	Input Port	Read byte	XXXX XXXX	
0	1	0x01	Output Port	Read/write byte	1111 1111	
1	0	0x02	Polarity Inversion	Read/write byte	0000 0000	
1	1	0x03	Configuration	Read/write byte	1111 1111	

### 8.3.2.3 Register Descriptions

The Input Port register (register 0) reflects the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. It only acts on read operation. Writes to these registers have no effect. The default value, X, is determined by the externally applied logic level.

Copyright © 2021 Texas Instruments Incorporated

Before a read operation, a write transmission is sent with the command byte to let the I<sup>2</sup>C device know that the Input Port register will be accessed next.

Table 8-4. Register 0 (Input Port Register)

BIT	17	16	15	14	13	12	I1	10
DEFAULT	Х	Х	Х	Х	Х	Х	Х	Х

The Output Port register (register 1) shows the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, not the actual pin value.

Table 8-5. Register 1 (Output Port Register)

BIT	07	O6	O5	04	O3	O2	01	00
DEFAULT	1	1	1	1	1	1	1	1

The Polarity Inversion register (register 2) allows polarity inversion of pins defined as inputs by the Configuration register. If a bit in this register is set (written with 1), the corresponding port pin polarity is inverted. If a bit in this register is cleared (written with a 0), the corresponding port pin original polarity is retained.

Table 8-6. Register 2 (Polarity Inversion Register)

BIT	N7	N6	N5	N4	N3	N2	N1	N0
DEFAULT	0	0	0	0	0	0	0	0

The Configuration register (register 3) configures the directions of the I/O pins. If a bit in this register is set to 1, the corresponding port pin is enabled as an input with high impedance output driver. If a bit in this register is cleared to 0, the corresponding port pin is enabled as an output.

Table 8-7. Register 3 (Configuration Register)

BIT	C7	C6	C5	C4	C3	C2	C1	C0
DEFAULT	1	1	1	1	1	1	1	1

#### 8.3.2.4 Bus Transactions

Data is exchanged between the master and PCA9554A through write and read commands.

#### 8.3.2.4.1 Writes

Data is transmitted to the PCA9554A by sending the device address and setting the least-significant bit to a logic 0 (see Figure 8-6 for device address). The command byte is sent after the address and determines which register receives the data that follows the command byte (see Figure 8-8 and Figure 8-9). There is no limitation on the number of data bytes sent in one write transmission.




Figure 8-8. Write To Output Port Register




Figure 8-9. Write To Configuration Or Polarity Inversion Registers

#### 8.3.2.4.2 Reads

The bus master first must send the PCA9554A address with the least significant bit (LSB) set to a logic 0 (see Figure 8-6 for device address). The command byte is sent after the address and determines which register is accessed. After a restart, the device address is sent again, but this time the LSB is set to a logic 1. Data from the register defined by the command byte then is sent by the PCA9554A (see Figure 8-10 and Figure 8-11). After a restart, the value of the register defined by the command byte matches the register being accessed when the restart occurred. Data is clocked into the register on the rising edge of the ACK clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus master must not acknowledge the data.





Figure 8-10. Read From Register



- A. This figure assumes the command byte has previously been programmed with 00h.
- B. Transfer of data can be stopped at any moment by a Stop condition.
- C. This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address call and actual data transfer from the P port. See Figure 8-10 for these details.

Figure 8-11. Read From Input Port Register

# 9 Application Information Disclaimer


#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 9.1 Application Information

### 9.1.1 Typical Application

Figure 9-1 shows an application in which the PCA9554A can be used.



- A. Device address is configured as 0111000 for this example.
- B. P0, P2, and P3 are configured as outputs.
- C. P1, P4, and P5 are configured as inputs.
- D. P6 and P7 are not used and have internal  $100-k\Omega$  pullup resistors to protect them from floating.

Figure 9-1. Typical Application

### 9.1.1.1 Detailed Design Procedure

#### 9.1.1.1.1 Minimizing I<sub>CC</sub> When I/Os Control Leds

When the I/Os are used to control LEDs, they are normally connected to  $V_{CC}$  through a resistor as shown in Figure 9-1. Because the LED acts as a diode, when the LED is off, the I/O  $V_{IN}$  is about 1.2 V less than  $V_{CC}$ . The supply current,  $I_{CC}$ , increases as  $V_{IN}$  becomes lower than  $V_{CC}$  and is specified as  $\Delta I_{CC}$  in *Electrical Characteristics*.

For battery-powered applications, it is essential that the voltage of I/O pins is greater than or equal to  $V_{CC}$  when the LED is off to minimize current consumption. Figure 9-2 shows a high-value resistor in parallel with the LED. Figure 9-3 shows  $V_{CC}$  less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O  $V_{IN}$  at or above  $V_{CC}$  and prevents additional supply-current consumption when the LED is off.




Figure 9-2. High-Value Resistor In Parallel With The Led




Figure 9-3. Device Supplied By A Lower Voltage

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

# 10 Power Supply Recommendations

# 10.1 Power-On Reset Requirements

In the event of a glitch or data corruption, PCA9554A can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

The two types of power-on reset are shown in Figure 10-1 and Figure 10-2.




Figure 10-1.  $V_{CC}$  Is Lowered Below 0.2 V Or 0 V And Then Ramped Up To  $V_{CC}$ 




Figure 10-2. V<sub>CC</sub> Is Lowered Below The Por Threshold, Then Ramped Back Up To V<sub>CC</sub>

Table 10-1 specifies the performance of the power-on reset feature for PCA9554A for both types of power-on reset.

	PARAMETER		MIN	TYP	MAX	UNIT
V <sub>CC_FT</sub>	Fall rate	See Figure 10-1	1	'	100	ms
V <sub>CC_RT</sub>	Rise rate	See Figure 10-1	0.01		100	ms
V <sub>CC_TRR_GND</sub>	Time to re-ramp (when V <sub>CC</sub> drops to GND)	See Figure 10-1	0.001			ms
V <sub>CC_TRR_POR50</sub>	Time to re-ramp (when V <sub>CC</sub> drops to V <sub>POR_MIN</sub> – 50 mV)	See Figure 10-2	0.001			ms
V <sub>CC_GH</sub>	Level that $V_{CCP}$ can glitch down to, but not cause a functional disruption when $V_{CCX\_GW}$ = 1 $\mu s$	See Figure 10-3			1.2	V
V <sub>CC_GW</sub>	Glitch width that will not cause a functional disruption when $V_{CCX\_GH} = 0.5 \times V_{CCx}$	See Figure 10-3				μs
V <sub>PORF</sub>	Voltage trip point of POR on falling V <sub>CC</sub>		0.767		1.144	٧
V <sub>PORR</sub>	Voltage trip point of POR on rising V <sub>CC</sub>		1.033		1.428	V

Table 10-1. Recommended Supply Sequencing And Ramp Rates (1)

# (1) $T_A = -40$ °C to 85°C (unless otherwise noted)


Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width  $(V_{CC\_GW})$  and height  $(V_{CC\_GH})$  are dependent on each other. The bypass capacitance, source impedance, and the device impedance are factors that affect power-on reset performance. Figure 10-3 and Table 10-1 provide more information on how to measure these specifications.





Figure 10-3. Glitch Width And Glitch Height

 $V_{POR}$  is critical to the power-on reset.  $V_{POR}$  is the voltage level at which the reset condition is released and all the registers and the I<sup>2</sup>C/SMBus state machine are initialized to their default states. The value of  $V_{POR}$  differs based on the  $V_{CC}$  being lowered to or from 0. Figure 10-4 and Table 10-1 provide more details on this specification.



Submit Document Feedback

# 11 Device and Documentation Support

# 11.1 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.2 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 11.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.4 Glossary

**TI Glossary** 

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2021 Texas Instruments Incorporated

www.ti.com 14-Oct-2022

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(1)		Diaming		٠.,	(2)	(6)	(3)		(4/3)	
PCA9554ADB	ACTIVE	SSOP	DB	16	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD554A	Samples
PCA9554ADBQR	NRND	SSOP	DBQ	16		TBD	Call TI	Call TI	-40 to 85		
PCA9554ADBR	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD554A	Samples
PCA9554ADGV	NRND	TVSOP	DGV	16		TBD	Call TI	Call TI	-40 to 85		
PCA9554ADGVR	ACTIVE	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD554A	Samples
PCA9554ADW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCA9554A	Samples
PCA9554ADWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCA9554A	Samples
PCA9554APW	NRND	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD554A	
PCA9554APWR	NRND	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD554A	
PCA9554ARGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZVH	Samples
PCA9554ARGVR	ACTIVE	VQFN	RGV	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PD554A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 14-Oct-2022

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCA9554ADBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
PCA9554ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
PCA9554ADWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
PCA9554APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
PCA9554ARGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
PCA9554ARGVR	VQFN	RGV	16	2500	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



www.ti.com 9-Aug-2022



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCA9554ADBR	SSOP	DB	16	2000	356.0	356.0	35.0
PCA9554ADGVR	TVSOP	DGV	16	2000	356.0	356.0	35.0
PCA9554ADWR	SOIC	DW	16	2000	350.0	350.0	43.0
PCA9554APWR	TSSOP	PW	16	2000	356.0	356.0	35.0
PCA9554ARGTR	VQFN	RGT	16	3000	367.0	367.0	35.0
PCA9554ARGVR	VQFN	RGV	16	2500	356.0	356.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

## **TUBE**



### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
PCA9554ADB	DB	SSOP	16	80	530	10.5	4000	4.1
PCA9554ADW	DW	SOIC	16	40	506.98	12.7	4826	6.6
PCA9554APW	PW	TSSOP	16	90	530	10.2	3600	3.5





#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-150.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC



# NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.






Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.











- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
   Reference JEDEC registration MO-220





- 5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



4 x 4, 0.65 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224748/A








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated