


Octal Bus Buffer/Line Driver Inverting with 3-State Outputs

The MC74VHC240 is an advanced high speed CMOS octal bus buffer fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

The MC74VHC240 is an inverting 3-state buffer, and has two active-low output enables. This device is designed to drive bus lines or buffer memory address registers.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7V, allowing the interface of 5V systems to 3V systems.

- High Speed: $t_{PD} = 3.6\text{ns}$ (Typ) at $V_{CC} = 5\text{V}$
- Low Power Dissipation: $I_{CC} = 4\mu\text{A}$ (Max) at $T_A = 25^\circ\text{C}$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Designed for 2V to 5.5V Operating Range
- Low Noise: $V_{OLP} = 0.9\text{V}$ (Max)
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300mA
- ESD Performance: HBM > 2000V; Machine Model > 200V
- Chip Complexity: 120 FETs or 30 Equivalent Gates



MC74VHC240



DW SUFFIX
20-LEAD SOIC WIDE PACKAGE
CASE 751D-04



DT SUFFIX
20-TSSOP PACKAGE
CASE 948E-02



M SUFFIX
20-LEAD SOIC EIAJ PACKAGE
CASE 967-01

| ORDERING INFORMATION | |
|----------------------|-----------|
| MC74VHCXXDW | SOIC WIDE |
| MC74VHCXXDT | TSSOP |
| MC74VHCXXXM | SOIC EIAJ |

PIN ASSIGNMENT

| | | | |
|-----------------|----|----|-----------------|
| OE _A | 1 | 20 | V _{CC} |
| A ₁ | 2 | 19 | OE _B |
| Y _{B4} | 3 | 18 | Y _{A1} |
| A ₂ | 4 | 17 | B ₄ |
| Y _{B3} | 5 | 16 | Y _{A2} |
| A ₃ | 6 | 15 | B ₃ |
| Y _{B2} | 7 | 14 | Y _{A3} |
| A ₄ | 8 | 13 | B ₂ |
| Y _{B1} | 9 | 12 | Y _{A4} |
| GND | 10 | 11 | B ₁ |

FUNCTION TABLE

| INPUTS | | OUTPUTS | |
|-----------------------------------|------|---------------------------------|---|
| OE _A , OE _B | A, B | Y _A , Y _B | |
| L | L | H | L |
| L | H | L | X |
| H | X | Z | |



MC74VHC240

MAXIMUM RATINGS*

| Symbol | Parameter | Value | Unit |
|-------------------|---|-------------------------------|------|
| V _{CC} | DC Supply Voltage | -0.5 to + 7.0 | V |
| V _{in} | DC Input Voltage | -0.5 to + 7.0 | V |
| V _{out} | DC Output Voltage | -0.5 to V _{CC} + 0.5 | V |
| I _{IK} | Input Diode Current | -20 | mA |
| I _{OK} | Output Diode Current | ± 20 | mA |
| I _{out} | DC Output Current, per Pin | ± 25 | mA |
| I _{CC} | DC Supply Current, V _{CC} and GND Pins | ± 75 | mA |
| P _D | Power Dissipation in Still Air, SOIC Packages† TSSOP Package† | 500 450 | mW |
| T _{tstg} | Storage Temperature | -65 to + 150 | °C |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND ≤ (V_{in} or V_{out}) ≤ V_{CC}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

- Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

†Derating — SOIC Packages: -7 mW/°C from 65° to 125°C

TSSOP Package: -6.1 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
|---------------------------------|--|--------|-----------------|------|
| V _{CC} | DC Supply Voltage | 2.0 | 5.5 | V |
| V _{in} | DC Input Voltage | 0 | 5.5 | V |
| V _{out} | DC Output Voltage | 0 | V _{CC} | V |
| T _A | Operating Temperature, All Package Types | -40 | +85 | °C |
| t _r , t _f | Input Rise and Fall Time V _{CC} = 3.3V ± 0.3V V _{CC} = 5.0V ± 0.5V | 0 0 | 100 20 | ns/V |

DC ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | Test Conditions | V _{CC} V | T _A = 25°C | | | T _A = -40 to 85°C | | Unit |
|-----------------|-----------------------------------|--|----------------------|-------------------------------|-------------------|-------------------|-------------------------------|-------------------|------|
| | | | | Min | Typ | Max | Min | Max | |
| V _{IH} | Minimum High-Level Input Voltage | | 2.0 3.0 to 5.5 | 1.50 V _{CC} × 0.7 | | | 1.50 V _{CC} × 0.7 | | V |
| V _{IL} | Maximum Low-Level Input Voltage | | 2.0 3.0 to 5.5 | | | | 0.50 V _{CC} × 0.3 | | V |
| V _{OH} | Minimum High-Level Output Voltage | V _{in} = V _{IH} or V _{IL} I _{OH} = -50µA | 2.0 3.0 4.5 | 1.9 2.9 4.4 | 2.0 3.0 4.5 | | 1.9 2.9 4.4 | | V |
| | | V _{in} = V _{IH} or V _{IL} I _{OH} = -4mA I _{OH} = -8mA | 3.0 4.5 | 2.58 3.94 | | | 2.48 3.80 | | |
| V _{OL} | Maximum Low-Level Output Voltage | V _{in} = V _{IH} or V _{IL} I _{OL} = 50µA | 2.0 3.0 4.5 | | 0.0 0.0 0.0 | 0.1 0.1 0.1 | | 0.1 0.1 0.1 | V |
| | | V _{in} = V _{IH} or V _{IL} I _{OL} = 4mA I _{OL} = 8mA | 3.0 4.5 | | | | 0.36 0.36 | 0.44 0.44 | |
| I _{in} | Maximum Input Leakage Current | V _{in} = 5.5V or GND | 0 to 5.5 | | | ± 0.1 | | ± 1.0 | µA |

DC ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | Test Conditions | V _{CC} V | T _A = 25°C | | | T _A = - 40 to 85°C | | Unit |
|-----------------|-------------------------------------|---|----------------------|-----------------------|-----|--------|-------------------------------|-------|------|
| | | | | Min | Typ | Max | Min | Max | |
| I _{OZ} | Maximum Three-State Leakage Current | V _{in} = V _{IL} or V _{IH} V _{out} = V _{CC} or GND | 5.5 | | | ± 0.25 | | ± 2.5 | µA |
| I _{CC} | Maximum Quiescent Supply Current | V _{in} = V _{CC} or GND | 5.5 | | | 4.0 | | 40.0 | µA |

AC ELECTRICAL CHARACTERISTICS (Input t_r = t_f = 3.0ns)

| Symbol | Parameter | Test Conditions | T _A = 25°C | | | T _A = - 40 to 85°C | | Unit |
|--|---|--|-----------------------|------------|--------------|-------------------------------|--------------|------|
| | | | Min | Typ | Max | Min | Max | |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, A to ȲA or B to ȲB | V _{CC} = 3.3 ± 0.3V C _L = 15pF C _L = 50pF | | 5.3 7.8 | 7.5 11.0 | 1.0 1.0 | 9.0 12.5 | ns |
| | | V _{CC} = 5.0 ± 0.5V C _L = 15pF C _L = 50pF | | 3.6 5.1 | 5.5 7.5 | 1.0 1.0 | 6.5 8.5 | |
| t _{PZL} , t _{PZH} | Output Enable Time OE _A to ȲA or OE _B to ȲB | V _{CC} = 3.3 ± 0.3V C _L = 15pF R _L = 1kΩ C _L = 50pF | | 6.6 9.1 | 10.6 14.1 | 1.0 1.0 | 12.5 16.0 | ns |
| | | V _{CC} = 5.0 ± 0.5V C _L = 15pF R _L = 1kΩ C _L = 50pF | | 4.7 6.2 | 7.3 9.3 | 1.0 1.0 | 8.5 10.5 | |
| t _{P LZ} , t _{P HZ} | Output Disable Time OE _A to ȲA or OE _B to ȲB | V _{CC} = 3.3 ± 0.3V C _L = 50pF R _L = 1kΩ | | 10.3 | 14.0 | 1.0 | 16.0 | ns |
| | | V _{CC} = 5.0 ± 0.5V C _L = 50pF R _L = 1kΩ | | 6.7 | 9.2 | 1.0 | 10.5 | |
| t _{OS LH} , t _{OS HL} | Output to Output Skew | V _{CC} = 3.3 ± 0.3V (Note 1.) C _L = 50pF | | | 1.5 | | 1.5 | ns |
| | | V _{CC} = 5.0 ± 0.5V (Note 1.) C _L = 50pF | | | 1.0 | | 1.0 | |
| C _{in} | Maximum Input Capacitance | | | 4 | 10 | | 10 | pF |
| C _{out} | Maximum Three-State Output Capacitance (Output in High-Impedance State) | | | 6 | | | | pF |

| CPD | Power Dissipation Capacitance (Note 2.) | Typical @ 25°C, V _{CC} = 5.0V | | pF |
|-----|---|--|--|----|
| | | 17 | | |

- Parameter guaranteed by design. t_{OS LH} = t_{PLHm} - t_{PLHn}, t_{OS HL} = t_{PHLm} - t_{PHLn}.
- CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = CPD • V_{CC} • f_{in} + I_{CC}/8 (per bit). CPD is used to determine the no-load dynamic power consumption; P_D = CPD • V_{CC}² • f_{in} + I_{CC} • V_{CC}.

NOISE CHARACTERISTICS (Input t_r = t_f = 3.0ns, C_L = 50pF, V_{CC} = 5.0V)

| Symbol | Parameter | T _A = 25°C | | | Unit |
|-------------------|--|-----------------------|-------|--|------|
| | | Typ | Max | | |
| V _{O LP} | Quiet Output Maximum Dynamic V _{OL} | 0.6 | 0.9 | | V |
| V _{O LV} | Quiet Output Minimum Dynamic V _{OL} | - 0.6 | - 0.9 | | V |
| V _{I HD} | Minimum High Level Dynamic Input Voltage | | 3.5 | | V |
| V _{I LD} | Maximum Low Level Dynamic Input Voltage | | 1.5 | | V |

SWITCHING WAVEFORMS




Figure 1.






Figure 2.

TEST CIRCUITS



* Includes all probe and jig capacitance



* Includes all probe and jig capacitance

Figure 3. Test Circuit

Figure 4. Test Circuit




Figure 5. Input Equivalent Circuit