



# 8-Mbit (1024K x 8) MoBL<sup>®</sup> Static RAM

## Features

- **Very high speed: 45 ns, 55 ns and 70 ns**
  - **Wide voltage range: 2.20V – 3.60V**
- **Ultra-low active power**
  - **Typical active current: 1.5 mA @ f = 1 MHz**
  - **Typical active current: 12 mA @ f = f<sub>max</sub>**
- **Ultra-low standby power**
- **Easy memory expansion with  $\overline{CE_1}$ ,  $\overline{CE_2}$ , and  $\overline{OE}$  features**
- **Automatic power-down when deselected**
- **CMOS for optimum speed/power**
- **Packages offered in a 48-ball BGA, 48-pin TSOP1, and 44-pin TSOP1I**

## Functional Description<sup>[1]</sup>

The CY62158DV30 is a high-performance CMOS static RAMs organized as 1024K words by 8 bits. This device features advanced circuit design to provide ultra-low active current.


This is ideal for providing More Battery Life™ (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption. The device can be put into standby mode reducing power consumption by 85% when deselected ( $\overline{CE_1}$  HIGH or  $\overline{CE_2}$  LOW).

Writing to the device is accomplished by taking Chip Enable 1 ( $\overline{CE_1}$ ) and Write Enable ( $\overline{WE}$ ) inputs LOW and Chip Enable 2 ( $\overline{CE_2}$ ) HIGH. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>19</sub>).

Reading from the device is accomplished by taking Chip Enable 1 ( $\overline{CE_1}$ ) and Output Enable ( $\overline{OE}$ ) LOW and Chip Enable 2 ( $\overline{CE_2}$ ) HIGH while forcing Write Enable ( $\overline{WE}$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.




The eight input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high-impedance state when the device is deselected ( $\overline{CE_1}$  LOW and  $\overline{CE_2}$  HIGH), the outputs are disabled ( $\overline{OE}$  HIGH), or during a write operation ( $\overline{CE_1}$  LOW and  $\overline{CE_2}$  HIGH and  $\overline{WE}$  LOW). See the truth table for a complete description of read and write modes.

## Logic Block Diagram



**Note:**

1. For best practice recommendations, please refer to the Cypress application note entitled *System Design Guidelines*, available at <http://www.cypress.com>.

**Pin Configuration<sup>[2, 3, 4]</sup>**
**FBGA**
**Top View**

**48TSOPI<sup>1</sup>**  
**Top View**
**44 TSOPII**  
**Top View**

**Notes:**

- NC pins are not internally connected to the die.
- DNU pins have to be left floating.
- The BYTE pin in the TSOPI package has to be tied LOW to use the device as 1M x 8 SRAM. The 48-TSOPI package can also be used as a 512K x 16 SRAM by tying the BYTE signal HIGH. For 512K x 16 functionality, please refer to the CY62157DV30 data sheet.



**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

- Storage Temperature ..... -65°C to +150°C
- Ambient Temperature with Power Applied..... 55°C to +125°C
- Supply Voltage to Ground Potential. -0.3V to  $V_{CC(max)}$  + 0.3V
- DC Voltage Applied to Outputs in High-Z State<sup>[5, 6]</sup>..... -0.3V to  $V_{CC(max)}$  + 0.3V
- DC Input Voltage<sup>[5, 6]</sup> ..... -0.3V to  $V_{CC(max)}$  + 0.3V

- Output Current into Outputs (LOW)..... 20 mA
- Static Discharge Voltage..... >2001V (per MIL-STD-883, Method 3015)
- Latch-up Current..... >200 mA

**Operating Range**

Product	Range	Ambient Temperature (T <sub>A</sub> )	V <sub>CC</sub> <sup>[7]</sup>
CY62158DV30L	Industrial	-40°C to +85°C	2.2V – 3.6V
CY62158DV30LL			

**Product Portfolio**

Product	V <sub>CC</sub> Range (V)			Speed (ns)	Power Dissipation					
					Operating I <sub>CC</sub> (mA)				Standby I <sub>SB2</sub> ( $\mu$ A)	
	Min.	Typ. <sup>[8]</sup>	Max.		f = 1 MHz		f = f <sub>max</sub>		Typ. <sup>[8]</sup>	Max.
					Typ. <sup>[8]</sup>	Max.	Typ. <sup>[8]</sup>	Max.		
CY62158DV30L	2.2	3.0	3.6	45,55,70	1.5	3	12	20	2	20
CY62158DV30LL	2.2	3.0	3.6	45,55,70	1.5	3	12	15	2	8

**Electrical Characteristics** Over the Operating Range

Parameter	Description	Test Conditions		CY62158DV30			Unit	
				Min.	Typ. <sup>[8]</sup>	Max.		
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -0.1 mA	V <sub>CC</sub> = 2.20V	2.0			V	
		I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 2.70V	2.4			V	
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA	V <sub>CC</sub> = 2.20V			0.4	V	
		I <sub>OL</sub> = 2.1mA	V <sub>CC</sub> = 2.70V			0.4	V	
V <sub>IH</sub>	Input HIGH Voltage	V <sub>CC</sub> = 2.2V to 2.7V		1.8		V <sub>CC</sub> + 0.3V	V	
		V <sub>CC</sub> = 2.7V to 3.6V		2.2		V <sub>CC</sub> + 0.3V	V	
V <sub>IIL</sub>	Input LOW Voltage	V <sub>CC</sub> = 2.2V to 2.7V		-0.3		0.6	V	
		V <sub>CC</sub> = 2.7V to 3.6V		-0.3		0.8	V	
I <sub>IX</sub>	Input Leakage Current	GND $\leq$ V <sub>I</sub> $\leq$ V <sub>CC</sub>		-1		+1	$\mu$ A	
I <sub>OZ</sub>	Output Leakage Current	GND $\leq$ V <sub>O</sub> $\leq$ V <sub>CC</sub> , Output Disabled		-1		+1	$\mu$ A	
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	f = f <sub>MAX</sub> = 1/t <sub>RC</sub>	V <sub>CC</sub> = V <sub>CCmax</sub> I <sub>OUT</sub> = 0 mA CMOS levels	L		12	20	mA
				LL			15	mA
		f = 1 MHz	L		1.5	3	mA	
			LL			3	mA	
I <sub>SB1</sub>	Automatic CE Power-down Current — CMOS Inputs	CE <sub>1</sub> $\geq$ V <sub>CC</sub> - 0.2V, CE <sub>2</sub> $\leq$ 0.2V V <sub>IN</sub> $\geq$ V <sub>CC</sub> - 0.2V, V <sub>IN</sub> $\leq$ 0.2V) f = f <sub>MAX</sub> (Address and Data Only), f = 0 (OE, and WE), V <sub>CC</sub> = 3.60V		L		2	20	$\mu$ A
				LL		2	8	
I <sub>SB2</sub>	Automatic CE Power-down Current — CMOS Inputs	CE <sub>1</sub> $\geq$ V <sub>CC</sub> - 0.2V or CE <sub>2</sub> $\leq$ 0.2V, V <sub>IN</sub> $\geq$ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> $\leq$ 0.2V, f = 0, V <sub>CC</sub> = 3.60V		L		2	20	$\mu$ A
				LL		2	8	



- Notes:**
5. V<sub>IL(min.)</sub> = -2.0V for pulse durations less than 20 ns.
  6. V<sub>IH(max.)</sub> = V<sub>CC</sub>+0.75V for pulse duration less than 20ns.
  7. Full device AC operation assumes a 100  $\mu$ s ramp time from 0 to V<sub>cc(min)</sub> and 200  $\mu$ s wait time after V<sub>cc</sub> stabilization.
  8. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25°C.

**Capacitance<sup>[9, 10.]</sup>**


Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = V <sub>CC(typ.)</sub>	10	pF
C <sub>OUT</sub>	Output Capacitance		10	pF

**Thermal Resistance**

Parameter	Description	Test Conditions	BGA	TSOP II	TSOP I	Unit
Θ <sub>JA</sub>	Thermal Resistance <sup>[9]</sup> (Junction to Ambient)	Still Air, soldered on a 3 x 4.5 inch, four-layer printed circuit board	72	75.13	74.88	°C/W
Θ <sub>JC</sub>	Thermal Resistance <sup>[9]</sup> (Junction to Case)		8.86	8.95	8.6	°C/W

**AC Test Loads and Waveforms<sup>[11]</sup>**


Equivalent to: THÉVENIN EQUIVALENT




Parameters	2.50V	3.0V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V

**Data Retention Characteristics (Over the Operating Range)**

Parameter	Description	Conditions	Min.	Typ. <sup>[8]</sup>	Max.	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention		1.5			V
I <sub>CCDR</sub>	Data Retention Current	V <sub>CC</sub> = 1.5V CE <sub>1</sub> ≥ V <sub>CC</sub> - 0.2V or CE <sub>2</sub> ≤ 0.2V V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V	L		10	μA
			LL		4	μA
t <sub>CDR</sub> <sup>[9]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[12]</sup>	Operation Recovery Time		t <sub>RC</sub>			ns

**Notes:**




9. Tested initially and after any design or process changes that may affect these parameters.
10. The input capacitance on the CE<sub>2</sub> pin is 15 pF.
11. Test condition for the 45 ns part is a load capacitance of 30 pF.
12. Full Device AC operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub> ≥ 100 μs or stable at V<sub>CC(min.)</sub> ≥ 100 μs.

**Data Retention Waveform**

**Switching Characteristics** Over the Operating Range <sup>[13]</sup>



Parameter	Description	45 ns <sup>[11]</sup>		55 ns		70 ns		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>Read Cycle</b>								
$t_{RC}$	Read Cycle Time	45		55		70		ns
$t_{AA}$	Address to Data Valid		45		55		70	ns
$t_{OHA}$	Data Hold from Address Change	10		10		10		ns
$t_{ACE}$	$\overline{CE}_1$ LOW and $CE_2$ HIGH to Data Valid		45		55		70	ns
$t_{DOE}$	$\overline{OE}$ LOW to Data Valid		25		25		35	ns
$t_{LZOE}$	$\overline{OE}$ LOW to Low Z <sup>[14]</sup>	5		5		5		ns
$t_{HZOE}$	$\overline{OE}$ HIGH to High Z <sup>[14, 15]</sup>		15		20		25	ns
$t_{LZCE}$	$\overline{CE}_1$ LOW and $CE_2$ HIGH to Low Z <sup>[14]</sup>	10		10		10		ns
$t_{HZCE}$	$\overline{CE}_1$ HIGH or $CE_2$ LOW to High Z <sup>[14, 15]</sup>		20		20		25	ns
$t_{PU}$	$\overline{CE}_1$ LOW and $CE_2$ HIGH to Power-Up	0		0		10		ns
$t_{PD}$	$\overline{CE}_1$ HIGH or $CE_2$ LOW to Power-Down		45		55		25	ns
<b>Write Cycle<sup>[16]</sup></b>								
$t_{WC}$	Write Cycle Time	45		55		70		ns
$t_{SCE}$	$\overline{CE}_1$ LOW and $CE_2$ HIGH to Write End	40		40		60		ns
$t_{AW}$	Address Set-Up to Write End	40		40		60		ns
$t_{HA}$	Address Hold from Write End	0		0		0		ns
$t_{SA}$	Address Set-Up to Write Start	0		0		0		ns
$t_{PWE}$	$\overline{WE}$ Pulse Width	35		40		45		ns
$t_{SD}$	Data Set-Up to Write End	25		25		30		ns
$t_{HD}$	Data Hold from Write End	0		0		0		ns
$t_{HZWE}$	$\overline{WE}$ LOW to High Z <sup>[14, 15]</sup>		15		20		25	ns
$t_{LZWE}$	$\overline{WE}$ HIGH to Low Z <sup>[14]</sup>	10		10		10		ns

**Notes:**

13. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3ns or less (1V/ns), timing reference levels of  $V_{CC(typ.)}/2$ , input pulse levels of 0 to  $V_{CC(typ.)}$ , and output loading of the specified  $I_{OL}/I_{OH}$  as shown in the "AC Test Loads and Waveforms" section.
14. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.
15.  $t_{HZOE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  transitions are measured when the outputs enter a high impedance state.
16. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $CE_1 = V_{IL}$ , and  $CE_2 = V_{IH}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.

**Switching Waveforms**
**Read Cycle No. 1 (Address Transition Controlled)** [17, 18]

**Read Cycle No. 2 ( $\overline{OE}$  Controlled)** [18, 19]

**Write Cycle No. 1 ( $\overline{WE}$  Controlled)** [16, 20, 22]

**Notes:**

- 17. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $CE_2 = V_{IH}$ .
- 18.  $\overline{WE}$  is HIGH for read cycle.
- 19. Address valid prior to or coincident with  $\overline{CE}_1$  transition LOW and  $CE_2$  transition HIGH.

**Switching Waveforms (continued)**
**Write Cycle No. 2 (CE<sub>1</sub> or CE<sub>2</sub> Controlled)** <sup>[16, 20, 22]</sup>

**Write Cycle No. 3 (WE Controlled, OE LOW)** <sup>[22]</sup>

**Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	Inputs/Outputs	Mode	Power
H	X	X	X	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
X	L	X	X	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	H	H	L	Data Out (I/O <sub>0</sub> -I/O <sub>7</sub> )	Read	Active (I <sub>CC</sub> )
L	H	H	H	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	H	L	X	Data in (I/O <sub>0</sub> -I/O <sub>7</sub> )	Write	Active (I <sub>CC</sub> )

**Notes:**

20. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .

21. During this period, the I/Os are in output state and input signals should not be applied.

22. If CE<sub>1</sub> goes HIGH or CE<sub>2</sub> goes LOW simultaneously with WE HIGH, the output remains in high-impedance state.

**Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
45	CY62158DV30L-45BVI	BV48A	48-ball Fine Pitch BGA (6 mm × 8mm × 1 mm)	Industrial
	CY62158DV30LL-45BVI			
45	CY62158DV30L-45ZXI	Z-48	48 Pin TSOP I (Pb-free)	Industrial
	CY62158DV30LL-45ZXI			
45	CY62158DV30L-45ZSXI	ZS-44	44 Pin TSOP II (Pb-free)	Industrial
	CY62158DV30LL-45ZSXI			
55	CY62158DV30L-55BVI	BV48A	48-ball Fine Pitch BGA (6 mm × 8mm × 1 mm)	Industrial
	CY62158DV30LL-55BVI			
55	CY62158DV30L-55ZXI	Z-48	48 Pin TSOP I (Pb-free)	Industrial
	CY62158DV30LL-55ZXI			
55	CY62158DV30L-55ZSXI	ZS-44	44 Pin TSOP II (Pb-free)	Industrial
	CY62158DV30LL-55ZSXI			
70	CY62158DV30L-70BVI	BV48A	48-ball Fine Pitch BGA (6 mm × 8mm × 1 mm)	Industrial
	CY62158DV30LL-70BVI			
70	CY62158DV30L-70ZXI	Z-48	48 Pin TSOP I (Pb-free)	Industrial
	CY62158DV30LL-70ZXI			
70	CY62158DV30L-70ZSXI	ZS-44	44 Pin TSOP II (Pb-free)	Industrial
	CY62158DV30LL-70ZSXI			






**Package Diagrams**

TOP VIEW

**48-lead VFBGA (6 x 8 x 1 mm) BV48A**

BOTTOM VIEW




51-85150-\*B

**48-Lead TSOP I (12 mm x 18.4 mm x 1.0 mm) Z48A**

DIMENSIONS IN INCHES[MM] MIN.

MAX.

JEDEC # MO-142




51-85183-\*A


Package Diagrams (continued)

44-pin TSOP II ZS44



DIMENSION IN MM (INCH)  
MAX  
MIN



TOP VIEW



BOTTOM VIEW



51-85087-A

MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All product and company names mentioned in this document are trademarks of their respective holders.



Document History Page

Document Title: CY62158DV30 MoBL <sup>®</sup> 8-Mbit (1024K x 8) MoBL <sup>®</sup> Static RAM Document Number: 38-05391				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	126293	05/22/03	HRT	New Data Sheet
*A	131014	11/25/03	CBD	Change from Advance to Preliminary
*B	133114	01/24/04	CBD	Minor Change: MPN change and upload
*C	211602	See ECN	AJU	Change from Preliminary to Final Changed Marketing part # from CY62158DV to CY62158DV30 in the "Title" and in the "Ordering Information" table Added footnote 4 and 10 Modified footnote 7 to include ramp time and wait time Removed MAX value for V <sub>DR</sub> on "Data Retention Characteristics" table Changed ordering code for Pb-free parts Modified voltage limits in Maximum Ratings section
*D	239450	See ECN	SYT/AJU	Added footnote #11 Added 45 ns and 70 ns Speed Bins