010038 54/74160 • 54LS/74LS160 01004754/74162 • 54LS/74LS162 010044

SYNCHRONOUS PRESETTABLE
BCD DECADE COUNTERS

**DESCRIPTION** — The '160 and '162 are high speed synchronous decade counters operating in the BCD (8421) sequence. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The '160 has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The '162 has a Synchronous Reset input that overrides counting and parallel loading and allows all outputs to be simultaneously reset on the rising edge of the clock. For the S-TTL and LP-TTL versions, please see the 9310 data sheet.


- SYNCHRONOUS COUNTING AND LOADING
- HIGH SPEED SYNCHRONOUS EXPANSION
- TYPICAL COUNT RATE OF 35 MHz
- LS VERSIONS FULLY EDGE TRIGGERED

**ORDERING CODE:** See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	оит	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_{A} = -55^{\circ}\text{C to} + 125^{\circ}$	TYPE
Plastic DIP (P)	А	74160PC, 74LS160PC 74162PC, 74LS162PC		9B
Ceramic DIP (D)	А	74160DC, 74LS160DC 74162DC, 74LS162DC	54160DM, 54LS160DM 54162DM, 54LS162DM	7B
Flatpak (F)	А	74160FC, 74LS160FC 74162FC, 74LS162FC	54160FM, 54LS160FM 54162FM, 54LS162FM	4L

## **CONNECTION DIAGRAM** PINOUT A 16 Vcc CP 2 15 TC Po 3 14 Qo 13 Q1 12 Q2 11 Q3 10 CET CEP 7 9 PE GND 8 \*MR for '160 \*SR for '162


LOGIC SYMBOL




V<sub>CC</sub> = Pin 16 \*MR for '160 GND = Pin 8 \*SR for '162

### INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54/74 (U.L.)</b> HIGH/LOW	54/74LS (U.L.) HIGH/LOW	
CEP	Count Enable Parallel Input	1.0/1.0	0.6/0.3	
CET	Count Enable Trickle Input	2.0/2.0	1.0/0.5	
CP	Clock Pulse Input (Active Rising Edge)	2.0/2.0	0.6/0.3	
MR ('160)	Asynchronous Master Reset Input (Active LOW)	1.0/1.0	0.5/0.25	
SR ('162)	Synchronous Reset Input (Active LOW)	1.0/1.0	0.5/0.25	
Po — P3	Parallel Data Inputs	1.0/1.0	0.5/0.25	
PĒ	Parallel Enable Input (Active LOW)	1.0/1.0	0.6/0.3	
$Q_0 - Q_3$	Flip-flop Outputs	20/10	10/5.0	
			(2.5)	
rc	Terminal Count Output	20/10	10/5.0	
			(2.5)	





FUNCTIONAL DESCRIPTION — The '160 and '162 count modulo-10 in the BCD (8421) sequence. From state 9 (HLLH) they increment to state 0 (LLLL). The '161 and '163 count modulo-16 binary sequence. From state 15 (HHHH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the '160 and '161) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset ('160 and '161), synchronous reset ('162 and '163), parallel load, count-up and hold. Five control inputs — Master Reset (MR, '160 and '161), Synchronous Reset (SR, '162 and '163), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET) — determine the mode of operation, as shown in the Mode Select Table. A LOW signal on MR overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on SR overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With PE and MR ('160, '161) or SR ('162, '163) HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

The TTL versions ('160 — '163, as opposed to the 'LS160 — 'LS163) contain master/slave flip-flops which are "next-state catching" because of the JK feedback. This means that when CP is LOW, information that would change the state of a flip-flop, whether from the counting logic or the parallel entry logic if either mode is momentarily enabled, enters the master and is locked in. Thus to avoid inadvertently changing the state of a master latch, and the subsequent transfer of the erroneous information to the slave when the clock rises, it is necessary to insure that neither the counting mode, the synchronous reset mode, nor the parallel entry mode is momentarily enabled while CP is LOW.

The LS-TTL versions ('LS160 —'LS163) use D-type edge-triggered flip-flops and changing the  $\overline{SR}$ ,  $\overline{PE}$ , CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

The Terminal Count (TC) output is HIGH when CET is HIGH and the counter is in its maximum count state (9 for the decade counters, 15 for the binary counters). To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. These two schemes are shown in the 9310 data sheet. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, counters or registers. In the LS-TTL versions ('LS160, 'LS162) of the decade counters, the TC output is fully decoded and can only be HIGH in state 9. In the TTL versions ('160, '162), however, the TC output can also be HIGH in the illegal states 11, 13 and 15. If a decade counter is preset to an illegal state, or assumes an illegal state when power is applied, it will return to the normal sequence within two counts, as shown in the state diagrams.

LOGIC EQUATIONS: Count Enable = CEP • CET • PE ('160, '162) TC =  $Q_0 • Q_3 • CET$  ('LS160, 'LS162) TC =  $Q_0 • \overline{Q}_1 • \overline{Q}_2 • Q_3 • CET$  ('161, 'LS161, '163, 'LS163) TC =  $Q_0 • Q_1 • Q_2 • Q_3 • CET$ 


#### **MODE SELECT TABLE**

*SR	PĒ	CET	CEP	Action on the Rising Clock Edge ()
TTTT	хгннн	X H L X	X X H X L	RESET (Clear) LOAD (Pn → Qn) COUNT (Increment) NO CHANGE (Hold) NO CHANGE (Hold)

\*For the '162 and '163 only. H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

#### STATE DIAGRAMS



CP = \_\_\_

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified) 54/74 54/74LS SYMBOL **PARAMETER** UNITS CONDITIONS Min Max Min Max Vcc = Max, PE = Gnd **Power Supply Current** XМ 85 31 Іссн mΑ Other Inputs = 4.5 V **Outputs HIGH** XC 94 31 CP =\_\_ Vcc = Max **Power Supply Current** XM 91 32 **ICCL** mΑ All Inputs = Gnd **Outputs LOW** XC 101

32

AC CHARACTERISTICS: V<sub>CC</sub> = +5.0 V, T<sub>A</sub> = +25°C (See Section 3 for waveforms and load configurations)

		54/74	54/74LS		
SYMBOL	PARAMETER	C <sub>L</sub> = 15 pF R <sub>L</sub> = 400 Ω	C <sub>L</sub> = 15 pF	UNITS	CONDITIONS
		Min Max	Min Max		
fmax	Maximum Count Frequency	25	25	MHz	Figs. 3-1, 3-8
tPLH tPHL	Propagation Delay CP to TC	35 35	25 21	ns	Figs. 3-1, 3-8
tPLH tPHL	Propagtion Delay CP to Q <sub>n</sub>	20 23	24 27	ns	Figs. 3-1, 3-8 PE = 4.5 V
tplh tphl	Propagtion Delay CP to Q <sub>n</sub>	25 29	24 27	ns	Figs. 3-1, 3-8 PE = Gnd
tРLН tPHL	Propagation Delay CET to TC	16 16	14 23	ns	Figs. 3-1, 3-5
<b>t</b> PHL	Propagation Delay MR to Qn ('160 and '161)	38	28	ns	Figs. 3-1, 3-16

# 160 • 162

SYMBOL	PARAMETER	54/74	54/74LS	UNITS	CONDITIONS	
		Min Max	Min Max			
ts (H) ts (L)	Setup Time, HIGH or LOW Pn to CP	20 20	20 20	ns	5	
th (H) th (L)	Hold Time, HIGH or LOW	0	5.0 5.0	ns	Fig. 3-6	
ts (H) ts (L)	Setup Time, HIGH or LOW PE to CP	25 25	25 25	ns	ns Fig. 3-6	
th (H) th (L)	Hold Time, HIGH or LOW PE to CP	0	0	ns		
ts (H) ts (L)	Setup Time, HIGH or LOW CEP, CET or SR to CP	20 20	25 25	ns	Fig. 2.6	
th (H) th (L)	Hold Time, HIGH or LOW CEP, CET or SR to CP	0	0	ns	Fig. 3-6	
tw (H) tw (L)	CP Pulse Width, HIGH or LOW	15 25	15 25	ns	Fig. 3-8	
t <sub>w</sub> (L)	MR Pulse Width LOW ('160 and '161)	20	15	ns	Fig. 3-16	
trec	Recovery Time MR to CP ('160 and '161)		20	ns	Fig. 3-16	