onsemi

MOSFET – N-Channel, Logic Level, Enhancement Mode

FDN357N

General Description

SUPERSOT $^{\text{M}}$ -3 N-Channel logic level enhancement mode power field effect transistors are produced using **onsemi**'s proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage applications in notebook computers, portable phones, PCMCIA cards, and other battery powered circuits where fast switching, and low in-line power loss are needed in a very small outline surface mount package.

Features

- 1.9 A, 30 V
 - $R_{DS(ON)} = 0.09 \ \Omega @ V_{GS} = 4.5 \ V$
 - $R_{DS(ON)} = 0.06 \Omega @ V_{GS} = 10 V$
- Industry Standard Outline SOT-23 Surface Mount Package Using Proprietary SUPERSOT-3 Design for Superior Thermal and Electrical Capabilities
- High Density Cell Design for Extremely Low R_{DS(ON)}
- Exceptional On-Resistance and Maximum DC Current Capability
- This Device is Pb-Free and is RoHS Compliant

Operating and Storage Junction

Symbol	Para	Value	Unit	
V _{DSS}	Drain-Source Voltage	30	V	
V _{GSS}	Gate-Source Voltage	±20	V	
I _D	Drain/Output Current	Continuous	1.9	А
	Current	Pulsed	10	
PD	Maximum Power	(Note 1a)	0.5	W

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C, unless otherwise noted)

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

(Note 1b)

THERMAL CHARACTERISTICS (T _A = 25°C	, unless otherwise noted)
--	---------------------------


Symbol	Parameter	Max	Unit
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	250	°C/W
$R_{ extsf{ heta}JC}$	Thermal Resistance, Junction-to-Case (Note 1)	75	°C/W

V _{DSS}	R _{DS(ON)} MAX	I _D MAX
30 V	0.09 Ω @ 4.5 V	1.9 A
	0.06 Ω @ 10 V	




SOT-23/SUPERSOT [™] -23, 3 LEAD, 1.4x2.9 CASE 527AG





(Note: Microdot may be in either location)

PIN ASSIGNMENT



ORDERING INFORMATION

See detailed ordering and shipping information on page 5 of this data sheet.

Dissipation

Temperature Range

T_J, T_{STG}

0.46

-55 to 150

°C

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
OFF CHARA	CTERISTICS					
BV _{DSS}	Drain-Source Breakdown Voltage	V_{GS} = 0 V, I _D = 250 μ A	30	-	-	V
$\frac{\Delta \text{BV}_{\text{DSS}}}{\Delta \text{T}_{\text{J}}}$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$, Referenced to 25°C	-	36	_	mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$	-	-	1	μΑ
		$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55^{\circ}\text{C}$	-	-	10	μΑ
I _{GSSF}	Gate – Body Leakage, Forward	V_{GS} = 20 V, V_{DS} = 0 V	-	-	100	nA
I _{GSSR}	Gate – Body Leakage, Reverse	$V_{GS} = -20$ V, $V_{DS} = 0$ V	-	-	-100	nA
N CHARAC	TERISTICS (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	1	1.6	2	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, Referenced to 25° C	-	-3.6	_	mV/°C
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} = 4.5 V, I _D = 1.9 A	-	0.081	0.09	Ω
		V_{GS} = 4.5 V, I _D = 1.9 A, T _J = 125°C	-	0.11	0.14	
		V _{GS} = 10 V, I _D = 2.2 A	-	0.053	0.06	1

DYNAMIC CHARACTERISTICS

ID(ON)

gfs

(C _{iss}	Input Capacitance	V_{DS} = 10 V, V_{GS} = 0 V, f = 1 MHz	-	235	-	pF
0	C _{oss}	Output Capacitance		-	145	-	pF
	Crss	Reverse Transfer Capacitance		-	50	_	pF

 $V_{GS} = 4.5 \text{ V}, V_{DS} = 5 \text{ V}$

V_{DS} = 5 V, I_D = 1.9 A

5

_

_

5

А

S

_

_

SWITCHING CHARACTERISTICS (Note 2)

On-State Drain Current

Forward Transconductance

t _{D(on)}	Turn-On Delay Time	$V_{DD} = 10 V, I_D = 1 A,$	-	5	10	ns
t _r	Turn-On Rise Time	$V_{GS} = 10 \text{ V}, \overline{\text{R}}_{\text{GEN}} = 6 \Omega$	-	12	22	ns
t _{D(off)}	Turn-Off Delay Time		-	12	22	ns
t _f	Turn-Off Fall Time		-	3	8	ns
Qg	Total Gate Charge	V_{DS} = 10 V, I _D = 1.9 A, V _{GS} = 5 V	-	4.2	5.9	nC
Q _{gs}	Gate-Source Charge		-	1.3	-	nC
Q _{gd}	Gate-Drain Charge		-	1.7	-	nC

DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS

۱ _S	Maximum Continuous Drain–Source Diode Forward Current		-	-	0.42	A
V _{SD}	Source-Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{S} = 0.42 \text{ A} \text{ (Note 2)}$	-	0.71	1.2	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTES:


 R_{0JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{0JC} is guaranteed by design while R_{0CA} is determined by the user's board design. Typical R_{0JA} using the board layouts shown below on 4.5" x 5" FR-4 PCB in a still air environment:




a) 250°C/W when mounted on a 0.02 in² pad of 2 oz Cu b) 270°C/W when mounted on a 0.001 in² pad of 2 oz Cu

2. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2.0%.

TYPICAL ELECTRICAL CHARACTERISTICS



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





20

5

1

0.5

0.1

J.05

0.01

0.1 0.2


I_D, Drain Current (A)

10 R_{DS(ON)} Limit

Single Pulse

V_{GS} = 10 V

0.5





Single Pulse

 $T_A = 25^{\circ}C$

10

100 300

 $R_{\theta JA} = 250^{\circ}C/W$





Figure 9. Maximum Safe Operating Area

Figure 10. Single Pulse Maximum

Power Dissipation



NOTE: Thermal characterization performed using the conditions described in Note 1a. Transient thermal response will change depending on the circuit board design.

PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Marking	Package	Shipping [†]
FDN357N	357	SOT-23/SUPERSOT-23, 3 LEAD, 1.4x2.9 (Pb-Free, Halide Free)	3000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.


SUPERSOT is a trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS



SOT-23/SUPERSOT [™] -23, 3 LEAD, 1.4x2.9 CASE 527AG ISSUE A


DATE 09 DEC 2019




2.	ASME Y14.5M, 2009. ALL DIMENSIONS ARE IN MILLIMETERS. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR EXTRUSIONS.						
	DIM	MIN.	NOM.	MAX.			
	А	0.85	0.95	1.12			
	A1	0.00	0.05	0.10			
	b	0.370	0.435	0.508			
	с	0.085	0.150	0.180			
	D	2.80	2.92	3.04			
	Е	2.31	2.51	2.71			
	E1	1.20	1.40	1.52			
	е						
	e1	e1 1.90 BSC					
	L	0.33	0.38	0.43			


NOTES: UNLESS OTHERWISE SPECIFIED

1. DIMENSIONING AND TOLERANCING PER









LAND PATTERN RECOMMENDATION* *FOR ADDITIONAL INFORMATION ON OUR Pb-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

- 1.90

*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot "●", may or may not be present. Some products may not follow the Generic Marking.

•	(Note: Microdot may be in	either location) not follow the Generic Marking.	,
		Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED	
DESCRIPTION:	SOT-23/SUPERSOT-23, 3 LEAD, 1.4X2.9		PAGE 1 OF 1

XXX = Specific Device Code

= Pb-Free Package

= Month Code

Μ

.

ON Semiconductor and unage are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights or the rights of others.

GENERIC MARKING DIAGRAM*

XXXM=

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative