

MC74HC4316A

Quad Analog Switch/ Multiplexer/Demultiplexer with Separate Analog and Digital Power Supplies High-Performance Silicon-Gate CMOS

The MC74HC4316A utilizes silicon-gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF-channel leakage current. This bilateral switch/multiplexer/demultiplexer controls analog and digital voltages that may vary across the full analog power-supply range (from V_{CC} to V_{EE}).

The HC4316A is similar in function to the metal-gate CMOS MC14016 and MC14066, and to the High-Speed CMOS HC4066A. Each device has four independent switches. The device control and Enable inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. The device has been designed so that the ON resistances (R_{ON}) are much more linear over input voltage than R_{ON} of metal-gate CMOS analog switches. Logic-level translators are provided so that the On/Off Control and Enable logic-level voltages need only be V_{CC} and GND, while the switch is passing signals ranging between V_{CC} and V_{EE} . When the Enable pin (active-low) is high, all four analog switches are turned off.

- Logic-Level Translator for On/Off Control and Enable Inputs
- Fast Switching and Propagation Speeds
- High ON/OFF Output Voltage Ratio
- Diode Protection on All Inputs/Outputs
- Analog Power-Supply Voltage Range ($V_{CC} - V_{EE}$) = 2.0 to 12.0 V
- Digital (Control) Power-Supply Voltage Range ($V_{CC} - GND$) = 2.0 V to 6.0 V, Independent of V_{EE}
- Improved Linearity of ON Resistance
- Chip Complexity: 66 FETs or 16.5 Equivalent Gates
- Pb-Free Packages are Available*


*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.





ON Semiconductor®

<http://onsemi.com>


MARKING DIAGRAMS




PDIP-16
N SUFFIX
CASE 648



SOIC-16
D SUFFIX
CASE 751B



SOEIAJ-16
F SUFFIX
CASE 966



A = Assembly Location
WL or L = Wafer Lot
YY or Y = Year
WW or W = Work Week

ORDERING INFORMATION

| Device | Package | Shipping† |
|----------------|----------------------|-------------|
| MC74HC4316AN | PDIP-16 | 2000 / Box |
| MC74HC4316ANG | PDIP-16 (Pb-Free) | 2000 / Box |
| MC74HC4316AFEL | SOEIAJ-16 | 2000 / Reel |
| MC74HC4316AD | SOIC-16 | 48 / Rail |
| MC74HC4316ADR2 | SOIC-16 | 2500 / Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MC74HC4316A





Figure 1. Pin Assignment

FUNCTION TABLE

| Inputs | | State of Analog Switch |
|--------|----------------|------------------------|
| Enable | On/Off Control | |
| L | H | On |
| L | L | Off |
| H | X | Off |

X = Don't Care.



ANALOG INPUTS/OUTPUTS = X_A, X_B, X_C, X_D

Figure 2. Logic Diagram

MC74HC4316A

MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
|------------------|---|-------------------------------------|------|
| V_{CC} | Positive DC Supply Voltage (Ref. to GND) (Ref. to V_{EE}) | - 0.5 to + 7.0 - 0.5 to + 14.0 | V |
| V_{EE} | Negative DC Supply Voltage (Ref. to GND) | - 7.0 to + 0.5 | V |
| V_{IS} | Analog Input Voltage | $V_{EE} - 0.5$ to $V_{CC} + 0.5$ | V |
| V_{in} | DC Input Voltage (Ref. to GND) | - 0.5 to $V_{CC} + 0.5$ | V |
| I | DC Current Into or Out of Any Pin | ± 25 | mA |
| P _D | Power Dissipation in Still Air | 750 | mW |
| | Plastic DIP* | 500 | |
| | EIAJ/SOIC Package* TSSOP Package* | 450 | |
| T _{stg} | Storage Temperature | - 65 to + 150 | °C |
| T _L | Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP, SOIC or TSSOP Package) | 260 | °C |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $GND \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

*Derating – Plastic DIP: - 10 mW/°C from 65° to 125°C
EIAJ/SOIC Package: - 7 mW/°C from 65° to 125°C
TSSOP Package: - 6.1 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit | |
|---------------------------------|---|------------------|----------|------|----|
| V_{CC} | Positive DC Supply Voltage (Ref. to GND) | 2.0 | 6.0 | V | |
| V_{EE} | Negative DC Supply Voltage (Ref. to GND) | - 6.0 | GND | V | |
| V_{IS} | Analog Input Voltage | V_{EE} | V_{CC} | V | |
| V_{in} | Digital Input Voltage (Ref. to GND) | GND | V_{CC} | V | |
| V_{IO}^* | Static or Dynamic Voltage Across Switch | - | 1.2 | V | |
| T _A | Operating Temperature, All Package Types | - 55 | + 125 | °C | |
| t _r , t _f | Input Rise and Fall Time (Control or Enable Inputs) (Figure 10) | $V_{CC} = 2.0$ V | 0 | 1000 | ns |
| | | $V_{CC} = 3.0$ V | 0 | 600 | |
| | | $V_{CC} = 4.5$ V | 0 | 500 | |
| | | $V_{CC} = 6.0$ V | 0 | 400 | |

*For voltage drops across the switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

MC74HC4316A

DC ELECTRICAL CHARACTERISTICS Digital Section (Voltages Referenced to GND) $V_{EE} = \text{GND}$ Except Where Noted

| Symbol | Parameter | Test Conditions | V_{CC} V | Guaranteed Limit | | | Unit |
|----------|---|--|---------------|------------------|--------|---------|------|
| | | | | - 55 to 25°C | ≤ 85°C | ≤ 125°C | |
| V_{IH} | Minimum High-Level Voltage, Control or Enable Inputs | $R_{ON} = \text{Per Spec}$ | 2.0 | 1.5 | 1.5 | 1.5 | V |
| | | | 3.0 | 2.1 | 2.1 | 2.1 | |
| | | | 4.5 | 3.15 | 3.15 | 3.15 | |
| | | | 6.0 | 4.2 | 4.2 | 4.2 | |
| V_{IL} | Maximum Low-Level Voltage, Control or Enable Inputs | $R_{ON} = \text{Per Spec}$ | 2.0 | 0.5 | 0.5 | 0.5 | V |
| | | | 3.0 | 0.9 | 0.9 | 0.9 | |
| | | | 4.5 | 1.35 | 1.35 | 1.35 | |
| | | | 6.0 | 1.8 | 1.8 | 1.8 | |
| I_{in} | Maximum Input Leakage Current, Control or Enable Inputs | $V_{in} = V_{CC}$ or GND $V_{EE} = -6.0$ V | 6.0 | ± 0.1 | ± 1.0 | ± 1.0 | μA |
| I_{CC} | Maximum Quiescent Supply Current (per Package) | $V_{in} = V_{CC}$ or GND $V_{IO} = 0$ V $V_{EE} = \text{GND}$ $V_{EE} = -6.0$ | 6.0 | 2 | 20 | 40 | μA |
| | | | 6.0 | 4 | 40 | 160 | |

NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

DC ELECTRICAL CHARACTERISTICS Analog Section (Voltages Referenced to V_{EE})

| Symbol | Parameter | Test Conditions | V_{CC} V | V_{EE} V | Guaranteed Limit | | | Unit |
|-----------------|--|--|---------------|---------------|------------------|--------|---------|------|
| | | | | | - 55 to 25°C | ≤ 85°C | ≤ 125°C | |
| R_{ON} | Maximum "ON" Resistance | $V_{in} = V_{IH}$ $V_{IS} = V_{CC}$ to V_{EE} $I_S \leq 2.0$ mA (Figures 1, 2) | 2.0* | 0.0 | - | - | - | Ω |
| | | | 4.5 | 0.0 | 160 | 200 | 240 | |
| | | | 4.5 | - 4.5 | 90 | 110 | 130 | |
| | | | 6.0 | - 6.0 | 90 | 110 | 130 | |
| | | $V_{in} = V_{IH}$ $V_{IS} = V_{CC}$ or V_{EE} (Endpoints) $I_S \leq 2.0$ mA (Figures 1, 2) | 2.0 | 0.0 | - | - | - | |
| | | | 4.5 | 0.0 | 90 | 115 | 140 | |
| | | | 4.5 | - 4.5 | 70 | 90 | 105 | |
| | | | 6.0 | - 6.0 | 70 | 90 | 105 | |
| ΔR_{ON} | Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package | $V_{in} = V_{IH}$ $V_{IS} = 1/2 (V_{CC} - V_{EE})$ $I_S \leq 2.0$ mA | 2.0 | 0.0 | - | - | - | Ω |
| | | | 4.5 | 0.0 | 20 | 25 | 30 | |
| | | | 4.5 | - 4.5 | 15 | 20 | 25 | |
| | | | 6.0 | - 6.0 | 15 | 20 | 25 | |
| I_{off} | Maximum Off-Channel Leakage Current, Any One Channel | $V_{in} = V_{IL}$ $V_{IO} = V_{CC}$ or V_{EE} Switch Off (Figure 3) | 6.0 | - 6.0 | 0.1 | 0.5 | 1.0 | μA |
| I_{on} | Maximum On-Channel Leakage Current, Any One Channel | $V_{in} = V_{IH}$ $V_{IS} = V_{CC}$ or V_{EE} (Figure 4) | 6.0 | - 6.0 | 0.1 | 0.5 | 1.0 | μA |

NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

*At supply voltage ($V_{CC} - V_{EE}$) approaching 2.0 V the analog switch-on resistance becomes extremely non-linear. Therefore, for low-voltage operation, it is recommended that these devices only be used to control digital signals.

MC74HC4316A

AC ELECTRICAL CHARACTERISTICS ($C_L = 50$ pF, Control or Enable $t_r = t_f = 6$ ns, $V_{EE} = \text{GND}$)

| Symbol | Parameter | VCC V | Guaranteed Limit | | | Unit |
|---------------|--|----------|------------------|--------|---------|------|
| | | | - 55 to 25°C | ≤ 85°C | ≤ 125°C | |
| tPLH, tPHL | Maximum Propagation Delay, Analog Input to Analog Output (Figures 8 and 9) | 2.0 | 40 | 50 | 60 | ns |
| | | 4.5 | 6 | 8 | 9 | |
| | | 6.0 | 5 | 7 | 8 | |
| tPLZ, tPHZ | Maximum Propagation Delay, Control or Enable to Analog Output (Figures 10 and 11) | 2.0 | 130 | 160 | 200 | ns |
| | | 4.5 | 40 | 50 | 60 | |
| | | 6.0 | 30 | 40 | 50 | |
| tPZL, tPZH | Maximum Propagation Delay, Control or Enable to Analog Output (Figures 10 and 11) | 2.0 | 140 | 175 | 250 | ns |
| | | 4.5 | 40 | 50 | 60 | |
| | | 6.0 | 30 | 40 | 50 | |
| C | Maximum Capacitance ON/OFF Control and Enable Inputs Control Input = GND Analog I/O Feedthrough | - | 10 | 10 | 10 | pF |
| | | - | 35 | 35 | 35 | |
| | | - | 1.0 | 1.0 | 1.0 | |

1. For propagation delays with loads other than 50 pF, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).
2. Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

| C _{PD} | Power Dissipation Capacitance (Per Switch) (Figure 13)* | Typical @ 25°C, V _{CC} = 5.0 V | | pF |
|-----------------|---|---|--|----|
| | | 15 | | |
| | | | | |

*Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$. For load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

MC74HC4316A

ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

| Symbol | Parameter | Test Conditions | V _{CC} V | V _{EE} V | Limit* 25°C | Unit |
|--------|---|--|--|--|--|------------------|
| BW | Maximum On-Channel Bandwidth or Minimum Frequency Response (Figure 5) | f _{in} = 1 MHz Sine Wave Adjust f _{in} Voltage to Obtain 0 dBm at V _{OS} Increase f _{in} Frequency Until dB Meter Reads - 3 dB R _L = 50 Ω, C _L = 10 pF | 2.25 4.50 6.00 | - 2.25 - 4.50 - 6.00 | 150 160 160 | MHz |
| - | Off-Channel Feedthrough Isolation (Figure 6) | f _{in} ≡ Sine Wave Adjust f _{in} Voltage to Obtain 0 dBm at V _{IS} f _{in} = 10 kHz, R _L = 600 Ω, C _L = 50 pF f _{in} = 1.0 MHz, R _L = 50 Ω, C _L = 10 pF | 2.25 4.50 6.00 2.25 4.50 6.00 | - 2.25 - 4.50 - 6.00 - 2.25 - 4.50 - 6.00 | - 50 - 50 - 50 - 40 - 40 - 40 | dB |
| - | Feedthrough Noise, Control to Switch (Figure 7) | V _{in} ≤ 1 MHz Square Wave (t _r = t _f = 6 ns) Adjust R _L at Setup so that I _S = 0 A R _L = 600 Ω, C _L = 50 pF R _L = 10 kΩ, C _L = 10 pF | 2.25 4.50 6.00 2.25 4.50 6.00 | - 2.25 - 4.50 - 6.00 - 2.25 - 4.50 - 6.00 | 60 130 200 30 65 100 | mV _{pp} |
| - | Crosstalk Between Any Two Switches (Figure 12) | f _{in} ≡ Sine Wave Adjust f _{in} Voltage to Obtain 0 dBm at V _{IS} f _{in} = 10 kHz, R _L = 600 Ω, C _L = 50 pF f _{in} = 1.0 MHz, R _L = 50 Ω, C _L = 10 pF | 2.25 4.50 6.00 2.25 4.50 6.00 | - 2.25 - 4.50 - 6.00 - 2.25 - 4.50 - 6.00 | - 70 - 70 - 70 - 80 - 80 - 80 | dB |
| THD | Total Harmonic Distortion (Figure 14) | f _{in} = 1 kHz, R _L = 10 kΩ, C _L = 50 pF THD = THD _{Measured} - THD _{Source} V _{IS} = 4.0 V _{pp} sine wave V _{IS} = 8.0 V _{pp} sine wave V _{IS} = 11.0 V _{pp} sine wave | 2.25 4.50 6.00 | - 2.25 - 4.50 - 6.00 | 0.10 0.06 0.04 | % |

*Limits not tested. Determined by design and verified by qualification.

MC74HC4316A




Figure 1a. Typical On Resistance,
 $V_{CC} - V_{EE} = 2.0 \text{ V}$




Figure 1b. Typical On Resistance,
 $V_{CC} - V_{EE} = 4.5 \text{ V}$




Figure 1c. Typical On Resistance,
 $V_{CC} - V_{EE} = 6.0 \text{ V}$




Figure 1d. Typical On Resistance,
 $V_{CC} - V_{EE} = 9.0 \text{ V}$




Figure 1e. Typical On Resistance,
 $V_{CC} - V_{EE} = 12.0 \text{ V}$




Figure 2. On Resistance Test Set-Up

MC74HC4316A




Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up






Figure 4. Maximum On Channel Leakage Current, Test Set-Up




*Includes all probe and jig capacitance.

Figure 5. Maximum On-Channel Bandwidth Test Set-Up



*Includes all probe and jig capacitance.

Figure 6. Off-Channel Feedthrough Isolation, Test Set-Up



*Includes all probe and jig capacitance.

Figure 7. Feedthrough Noise, Control to Analog Out, Test Set-Up





Figure 8. Propagation Delays, Analog In to Analog Out

MC74HC4316A



*Includes all probe and jig capacitance.

Figure 9. Propagation Delay Test Set-Up






Figure 10. Propagation Delay, ON/OFF Control to Analog Out



*Includes all probe and jig capacitance.

Figure 11. Propagation Delay Test Set-Up



*Includes all probe and jig capacitance.

Figure 12. Crosstalk Between Any Two Switches, Test Set-Up (Adjacent Channels Used)





Figure 13. Power Dissipation Capacitance Test Set-Up



*Includes all probe and jig capacitance.

Figure 14. Total Harmonic Distortion, Test Set-Up

APPLICATIONS INFORMATION




Figure 15. Plot, Harmonic Distortion

The Enable and Control pins should be at V_{CC} or GND logic levels, V_{CC} being recognized as logic high and GND being recognized as a logic low. Unused analog inputs/outputs may be left floating (not connected). However, it is advisable to tie unused analog inputs and outputs to V_{CC} or V_{EE} through a low value resistor. This minimizes crosstalk and feedthrough noise that may be picked up by the unused I/O pins.

The maximum analog voltage swings are determined by the supply voltages V_{CC} and V_{EE} . The positive peak analog voltage should not exceed V_{CC} . Similarly, the negative peak analog voltage should not go below V_{EE} . In the example below, the difference between V_{CC} and V_{EE} is 12 V.

Therefore, using the configuration in Figure 16, a maximum analog signal of twelve volts peak-to-peak can be controlled.

When voltage transients above V_{CC} and/or below V_{EE} are anticipated on the analog channels, external diodes (D_x) are recommended as shown in Figure 17. These diodes should be small signal, fast turn-on types able to absorb the maximum anticipated current surges during clipping. An alternate method would be to replace the D_x diodes with MOSORBs (MOSORB™ is an acronym for high current surge protectors). MOSORBs are fast turn-on devices ideally suited for precise dc protection with no inherent wear out mechanism.




Figure 16.




Figure 17. Transient Suppressor Application

MC74HC4316A




Figure 18. LSTTL/NMOS to HCMOS Interface




Figure 19. Switching a 0-to-12 V Signal Using a Single Power Supply ($GND \neq 0V$)




Figure 20. 4-Input Multiplexer




Figure 21. Sample/Hold Amplifier