



T-43-21

MM54HC125/MM74HC125/MM54HC126/MM74HC126

MM54HC125/MM74HC125 MM54HC126/MM74HC126 TRI-STATE® Quad Buffers

General Description

These are general purpose TRI-STATE high speed non-inverting buffers utilizing advanced silicon-gate CMOS technology. They have high drive current outputs which enable high speed operation even when driving large bus capacitances. These circuits possess the low power dissipation of CMOS circuitry, yet have speeds comparable to low power Schottky TTL circuits. Both circuits are capable of driving up to 15 low power Schottky inputs.

The MM54HC125/MM74HC125 require the TRI-STATE control input C to be taken high to put the output into the high impedance condition, whereas the MM54HC126/MM74HC126 require the control input to be low to put the output into high impedance.


All inputs are protected from damage due to static discharge by diodes to V_{CC} and ground.

Features

- Typical propagation delay: 13 ns
- Wide operating voltage range: 2–6V
- Low input current: 1 μA maximum
- Low quiescent current: 80 μA maximum (74HC)
- Fanout of 15 LS-TTL loads


Connection Diagrams

Dual-In-Line Package



Top View

Dual-In-Line Package



Top View

3

Order Number MM54HC125* or MM74HC125*

*Please look into Section 8, Appendix D
for availability of various package types.

Order Number MM54HC126* or MM74HC126*

*Please look into Section 8, Appendix D
for availability of various package types.

Truth Tables

Inputs		Output
A	C	Y
H	L	H
L	L	L
X	H	Z

Inputs		Output Y
A	C	
H	H	H
L	H	L
X	L	Z

AC Electrical Characteristics $V_{CC} = 5V$, $T_A = 25^\circ C$, $C_L = 45 pF$, $t_r = t_f = 6 ns$

Symbol	Parameter	Conditions	Typ	Guaranteed Limit	Units
t_{PHL}, t_{PLH}	Maximum Propagation Delay Time		13	18	ns
t_{PZH}	Maximum Output Enable Time to High Level	$R_L = 1 k\Omega$	13	25	ns
t_{PHZ}	Maximum Output Disable Time from High Level	$R_L = 1 k\Omega$ $C_L = 5 pF$	17	25	ns
t_{PZL}	Maximum Output Enable Time to Low Level	$R_L = 1 k\Omega$	18	25	ns
t_{PLZ}	Maximum Output Disable Time from Low Level	$R_L = 1 k\Omega$ $C_L = 5 pF$	13	25	ns

AC Electrical Characteristics $V_{CC} = 2.0V$ to $6.0V$, $C_L = 50 pF$, $t_r = t_f = 6 ns$ (unless otherwise specified)

Symbol	Parameter	Conditions	V_{CC}	Temperature $^\circ C$			Units
				54HC/74HC $T_A = 25^\circ C$		74HC -40 to $85^\circ C$	
				Typ	Guaranteed Limits		
t_{PHL}, t_{PLH}	Maximum Propagation Delay Time		2.0V 4.5V 6.0V	40 14 12	100 20 17	125 25 21	150 30 25 ns ns ns
t_{PLH}, t_{PHL}	Maximum Propagation Delay Time	$C_L = 150 pF$	2.0V 4.5V 6.0V	35 14 12	130 26 22	163 33 28	195 39 33 ns ns ns
t_{PZH}, t_{PZL}	Maximum Output Enable Time	$R_L = 1 k\Omega$	2.0V 4.5V 6.0V	25 14 12	125 25 21	156 31 26	188 38 31 ns ns ns
t_{PZL}, t_{PZH}	Maximum Output Disable Time	$R_L = 1 k\Omega$	2.0V 4.5V 6.0V	25 14 12	125 25 21	156 31 26	188 38 31 ns ns ns
t_{TLH}, t_{THL}	Maximum Output Rise and Fall Time	$C_L = 50 pF$	2.0V 4.5V 6.0V	30 7 6	60 12 10	75 15 13	90 18 15 ns ns ns
C_{IN}	Input Capacitance			5	10	10	10 pF
C_{OUT}	Output Capacitance Outputs			15	20	20	20 pF
C_{PD}	Power Dissipation Capacitance (Note 5)	(per gate) Enabled Disabled		45 6			pF pF

Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} V_{CC} f + I_{CC}$.

MM54HC125/MM74HC125/MM54HC126/MM74HC126