

January 1992

CMOS 8 Bit Microprocessors

Features

Input Clock Maximum Frequency Options:

Maximum @

 $V_{DD} = 5V$ $V_{DD} = 10V$ CDP1802A, AC 3.2MHz 6.4MHz

CDP1802BC 5.0MHz

 Minimum Instruction Fetch-Execute Times (@ $V_{DD} = 5V$):

> CDP1802A, AC 5.0µs CDP1802BC..... 3.2µs

- · Any Combination of Standard RAM and ROM Up to 65,536 Byte
- 8-bit Parallel Organization With Bidirectional Data Bus and Multiplexed Address Bus
- . 16 x 16 Matrix of Registers for Use as Multiple Program Counters, Data Pointers, or Data Registers
- · On-Chip DMA, Interrupt, and Flag Inputs
- · Programmable Single-Bit Output Port
- 91 Easy-to-Use Instructions

Description

The CDP1802 family of CMOS microprocessors are 8-bit register oriented central processing units (CPUs) designed for use as general purpose computing or control elements in a wide range of stored program systems or products.

The CDP1802 types include all of the circuits required for fetching, interpreting, and executing instructions which have been stored in standard types of memories. Extensive input/ output (I/O) control features are also provided to facilitate system design.

The 1800 series architecture is designed with emphasis on the total microcomputer system as an integral entity so that systems having maximum flexibility and minimum cost can be realized. The 1800 series CPU also provides a synchronous interface to memories and external controllers for I/O devices. and minimizes the cost of interface controllers. Further, the I/O interface is capable of supporting devices operating in polled, interrupt driven, or direct memory access modes.

The CDP1802A and CDP1802AC have a maximum input clock frequency of 3.2MHz at VDD = 5 volts. The CDP1802A and CDP1802AC are functionally identical. They differ in that the CDP1802A has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1802AC a recommended operating voltage range of 4 to 6.5 volts.


The CDP1802BC is a higher speed version of the CDP1802AC, having a maximum input clock frequency of 5.0MHz at $V_{DD} = 5$ volt, and a recommended operating voltage range of 4 to 6.5 volts.

All types are supplied in 40-lead Dual-In-Line Sidebrazed Ceramic Packages (D suffix), 40-lead Dual-In-Line Plastic Packages (E suffix), and 44-lead Plastic Chip-Carrier (PLCC) Packages (Q suffix). The CDP1802AC is also available in Chip Form (H suffix).

Ordering Information

PACKAGE	TEMPERATURE RANGE	10V - 6.4MHz	5V - 3.2MHz	5V - 5MHz
Plastic DIP	-40°C to +85°C	CDP1802AE	CDP1802ACE	CDP1802BCE
Burn-in		CDP1802AEX	CDP1802ACEX	CDP1802BCEX
PLCC	-40°C to +85°C	CDP1802AQ	CDP1802ACQ	CDP1802BCQ
Ceramic DIP	-40°C to +85°C	CDP1802AD	CDP1802ACD	CDP1802BCD
Burn-in		CDP1802ADX	CDP1802ACDX	CDP1802BCDX
*883B	-55°C to +125°C	CDP1802AD3	CDP1802ACD3	

^{*}Respective specifications are included at the end of this data sheet.



Specifications CDP1802A, CDP1802AC, CDP1802BC

$ \begin{array}{llllllllllllllllllllllllllllllllllll$	Device Dissipation Per Output Transistor $T_A = Full$ Package Temperature Range
---	---

Recommended Operating Conditions T_A = -40°C to +85°C. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

	COND	TIONS			LIM	ITS			
	V _{cc} 1 (V)		CDP1	CDP1802A		CDP1802AC		CDP1802BC	
CHARACTERISTIC		V _{DD} (V)	MIN MAX	MIN	MAX	MIN	MAX	UNITS	
DC Operating Voltage Range	-	-	4	10.5	4	6.5	4	6.5	٧
Input Voltage Range	-	-	V _{ss}	V _{DD}	V _{ss}	V _{DD}	V _{ss}	V _{DD}	٧
Maximum Clock Input Rise or Fall Time	4 to 6.5	4 to 6.5	-		•	1		1	μs
raji i me	4 to 10.5	4 to 10.5		1	•	-	-	-	μs
Minimum Instruction Time 2	5	5	5	-	5		3.2	-	μs
	5	10	4	-	•			-	μs
	10	10	2.5	-	-	-	•	-	μs
Maximum DMA Transfer Rate	5	5	-	400	•	400	•	667	KBytes per second
	5	10	-	500	-		•	-	
	10	10	•	800		-	-	-	
Maximum Clock Input Frequency,	5	5	DC	3.2	DC	3.2	DC	5	MHz
f_{CL} , Load Capacitance (C_L) = 50pF	5	10	DC	4	-			-	MHz
	10	10	DC	6.4		-	-		MHz

NOTES:

- 1. V_{CC} must never exceed V_{DD}.
- Equals 2 machine cycles one Fetch and one Execute operation for all instructions except Long Branch and Long Skip, which require 3 machine cycles - one Fetch and two Execute operations.

Specifications CDP1802A, CDP1802AC, CDP1802BC

Static Electrical Characteristics at T_A = -40°C to +85°C, Except as Noted

		C	ONDITION	IS		LIMITS					
		v		V _{cc} ,		DP1802/	1		DP1802A DP1802B		
CHARACTERISTIC	SYMBOL	V _{out} (V)	V _{IN} (V)	V _{DD} (V)	MIN	TYP⁴	MAX	MIN	TYP*	MAX	UNITS
Quiescent Device Current	I _{DD}	-	-	5	-	0.1	50	-	1	200	μА
		-	-	10	•	1	200	•	-		μΑ
Output Low Drive (Sink)											
Current	loL	0.4	0, 5	5	1.1	2.2	-	1.1	2.2	-	m A
(Except XTAL)		0.5	0, 10	10	2.2	4.4	-	•	-	-	mA
XTAL		0.4	5	5	170	350	•	170	350	-	μΑ
Output High Drive (Source)											
Current	ţон	4.6	0, 5	5	-0.27	-0.55	-	-0.27	-0.55	-	mA
(Except XTAL)	l	9.5	0, 10	10	-0.55	-1.1	-			-	mA
XTAL		4.6	0	5	-125	-250	•	-125	-250	•	μΑ
Output Voltage		•	0, 5	5		0	0.1	•	0	0.1	٧
Low-Level	V _{OL}	-	0, 10	10	-	0	0.1	•	-	-	٧
Output Voltage		-	0, 5	5	4.9	5	•	4.9	5	-	٧
High Level	V _{OH}	-	0, 10	10	9.9	10	•	-	-	-	٧
Input Low Voltage	V _{IL}	0.5, 4.5	-	5	-	-	1.5	-	-	1.5	٧
	ì	0.5, 4.5	•	5, 10	-	-	1	-	-	-	٧
		1, 9	•	10	-	-	3	•	-	-	٧
Input High Voltage	V _{IH}	0.5, 4.5	•	5	3.5	-	•	3.5	-	-	٧
		0.5, 4.5	•	5, 10	4	•	•	-	-	-	٧
		1, 9	-	10	7	-	•	-	-	-	٧
CLEAR Input Voltage	V _H	-	-	5	0.4	0.5	•	0.4	0.5	-	٧
Schmitt Hysteresis		-	-	5, 10	0.3	0.4	•	-	-	-	٧
l		•	-	10	1.5	2	•	-	-	-	٧
Input Leakage Current	In	Any	0, 5	5	-	±10 ⁻⁴	±1	-	±10 ⁻⁴	±1	μA
		Input	0, 10	10	-	±10 ⁻⁴	±1	-	•	-	μΑ
3-State Output Leakage		0, 5	0, 5	5	-	±10 ⁻⁴	±1	-	±10 ⁻⁴	±1	μА
Current	lout	0, 10	0, 10	10	-	±10 ⁻⁴	±1	-	-	#	μА
Operating Current	I _{DDI} **										
CDP1802A, AC © f = 3.2MHz		-	-	5		2	4		2	4	mA
CDP1802BC @ f = 5.0MHz		-	-	5		-			3	6	mA
Minimum Data Retention Voltage	V _{DR}		$V_{DD} = V_{DI}$	3	•	2	2.4	-	2	2.4	٧
Data Retention Current	I _{DR}		V _{DD} = 2.4	V	-	0.05		-	0.5		μА
Input Capacitance	C _{IN}					5	7.5	-	5	7.5	pF
Output Capacitance	C _{OUT}					10	15	-	10	15	pF

^{*}Typical values are for $T_A = +25^{\circ}C$ and nominal V_{DD} .

^{**}Idle "00" at M(0000), $C_L = 50 pF$.

Performance Curves




FIGURE 2. CDP1802A, AC TYPICAL MAXIMUM CLOCK FREQUENCY AS A FUNCTION OF TEMPERATURE




FIGURE 3. CDP1802BC TYPICAL MAXIMUM CLOCK FREQUENCY A A FUNCTION OF TEMPERATURE.




FIGURE 4. TYPICAL TRANSITION TIME VS LOAD
CAPACITANCE FOR ALL TYPES




FIGURE 5. CDP1802A, AC MINIMUM OUTPUT HIGH (SOURCE) CURRENT CHARACTERISTICS




FIGURE 6. CDP1802A, AC MINIMUM OUTPUT LOW (SINK)
CURRENT CHARACTERISTICS




FIGURE 7. CDP1802BC MINIMUM OUTPUT HIGH (SOURCE)
CURRENT CHARACTERISTICS

Performance Curves (Continued)




FIGURE 8. CDP1802BC MINIMUM OUTPUT LOW (SINK)
CURRENT CHARACTERISTICS




FIGURE 9. TYPICAL POWER DISSIPATION AS A FUNCTION OF CLOCK FREQUENCY FOR BRANCH INSTRUCTION AND IDLE INSTRUCTION FOR ALL TYPES




FIGURE 10. TYPICAL CHANGE IN PROPAGATION DELAY AS A FUNCTION OF A CHANGE IN LOAD CAPACITANCE FOR ALL TYPES




FIGURE 11. CDP1802A BLOCK DIAGRAM




FIGURE 12. BASIC DC TIMING WAVEFORMS, ONE INSTRUCTION CYCLE

Signal Descriptions

Bus 0 to Bus 7 (Data Bus):

8-bit bidirectional DATA BUS lines. These lines are used for transferring data between the memory, the microprocessor, and I/O devices.

N0 to N2 (VO Control Lines):

Activated by an I/O instruction to signal the I/O control logic of a data transfer between memory and I/O interface. These lines can be used to issue command codes or device selection codes to the I/O devices (independently or combined with the memory byte on the data bus when an I/O instruction is being executed). The N bits are low at all times except when an I/O instruction is being executed. During this time their state is the same as the corresponding bits in the N register.

The direction of data flow is defined in the I/O instruction by bit N3 (internally) and is indicated by the level of the MRD signal.

MRD = V_{CC}: Data from I/O to CPU and Memory

MRD = V_{SS}: Data from Memory to I/O

EF1 to EF4 (4 Flags):

These inputs enable the I/O controllers to transfer status information to the processor. The levels can be tested by the conditional branch instructions. They can be used in conjunction with the INTERRUPT request line to establish interrupt priorities. These flags can also be used by I/O devices to "call the attention" of the processor, in which case the program must routinely test the status of these flag(s). The flag(s) are sampled at the beginning of every S1 cycle.

INTERRUPT, DMA-IN, DMA-OUT (3 VO Requests)

These inputs are sampled by the CPU during the interval between the leading edge of TPB and the leading edge of TPA.

Interrupt Action: X and P are stored in T after executing current instruction; designator X is set to 2; designator P is set to 1; interrupt enable is reset to 0 (inhibit); and instruction execution is resumed. The interrupt action requires one machine cycle (S3).

DMA Action: Finish executing current instruction; R(0) points to memory area for data transfer; data is loaded into or read out of memory; and increment R(0).

NOTE: In the event of concurrent DMA and Interrupt requests, DMA-IN has priority followed by DMA-OUT and then Interrupt.

SC0, SC1, (2 State Code Lines):

These outputs indicate that the CPU is: 1) fetching an instruction, or 2) executing an instruction, or 3) processing a DMA request, or 4) acknowledging an interrupt request. The levels of state code are tabulated below. All states are valid at TPA. H = V_{CC} , L = V_{SS} .

	STATE CODE LINES				
STATE TYPE	SC1	SC0			
S0 (Fetch)	L	L			
S1 (Execute)	L	н			
S2 (DMA)	н	L			
S3 (Interrupt)	Н	Н			

TPA, TPB (2 Timing Pulses):

Positive pulses that occur once in each machine cycle (TPB follows TPA). They are used by I/O controllers to interpret codes and to time interaction with the data bus. The trailing edge of TPA is used by the memory system to latch the higher-order byte of the 16-bit memory address. TPA is suppressed in IDLE when the CPU is in the load mode.

MA0 to MA7 (8 Memory Address Lines):

In each cycle, the higher-order byte of a 16-bit CPU memory address appears on the memory address lines MA0-7 first. Those bits required by the memory system can be strobed into external address latches by timing pulse TPA. The low order byte of the 16-bit address appears on the address lines after the termination of TPA. Latching of all 8 higher-order address bits would permit a memory system of 64K bytes.

MWR (Write Pulse):

A negative pulse appearing in a memory-write cycle, after the address lines have stabilized.

MRD (Read Level):

A low level on $\overline{\text{MRD}}$ indicates a memory read cycle. It can be used to control three-state outputs from the addressed memory which may have a common data input and output bus. If a memory does not have a three-state high-impedance output, $\overline{\text{MRD}}$ is useful for driving memory/bus separator gates. It is also used to indicate the direction of data transfer during an I/O instruction. For additional information see Table 1.

Q:

Single bit output from the CPU which can be set or reset under program control. During SEQ or REQ instruction execution, Q is set or reset between the trailing edge of TPA and the leading edge of TPB.

CLOCK:

Input for externally generated single-phase clock. The clock is counted down internally to 8 clock pulses per machine cycle.

XTAL:

Connection to be used with clock input terminal, for an external crystal, if the on-chip oscillator is utilized. The crystal is connected between terminals 1 and 39 (CLOCK and XTAL) in parallel with a resistance (10 megohms typ.). Frequency trimming capacitors may be required at terminals 1 and 39. For additional information, see ICAN-6565.

WAIT, CLEAR (2 Control Lines):

Provide four control modes as listed in the following truth table:

CLEAR	WAIT	MODE
L	L	LOAD
L	н	RESET
н	L	PAUSE
н	Н	RUN

V_{DD} V_{SS}, V_{CC} (Power Levels):

The internal voltage supply V_{OD} is isolated from the Input/ Output voltage supply V_{CC} so that the processor may operate at maximum speed while interfacing with peripheral devices operating at lower voltage. V_{CC} must be less than or equal to V_{DD} . All outputs swing from V_{SS} to V_{CC} . The recommended input voltage swing is V_{SS} to V_{CC} .

Architecture

The CPU block diagram is shown in Figure 11. The principal feature of this system is a register array (R) consisting of sixteen 16 bit scratchpad registers. Individual registers in the array (R) are designated (selected) by a 4 bit binary code from one of the 4 bit registers labeled N, P, and X. The contents of any register can be directed to any one of the following three paths:

- The external memory (multiplexed, higher-order byte first, on to 8 memory address lines)
- 2. The D register (either of the two bytes can be gated to D)
- The increment/decrement circuit where it is increased or decreased by one and stored back in the selected 16 bit register

The three paths, depending on the nature of the instruction, may operate independently or in various combinations in the same machine cycle.

With two exceptions, CPU instruction consists of two 8-clock-pulse machine cycles. The first cycle is the fetch cycle, and the second - and third if necessary - are execute cycles. During the fetch cycle the four bits in the P designator select one of the 16 registers R(P) as the current program counter. The selected register R(P) contains the address of the memory location form which the instruction is to be fetched. When the instruction is read out from the memory, the higher order 4 bits of the instruction byte are loaded into the I register and the lower order 4 bits into the N register. The content of the program counter is automatically incremented by one so that R(P) is now "pointing" to the next byte in the memory.

The X designator selects one of the 16 register R(X) to "point" to the memory for an operand (or data) in certain ALU or I/O operations.

The N designator can perform the following five functions depending on the type of instruction fetched:

 Designate one of the 16 registers in R to be acted upon during register operations

- Indicate to the I/O devices a command code or device selection code for peripherals
- Indicate the specific operation to be executed during the ALU instructions, types of test to be performed during the Branch instruction, or the specific operation required in a class of miscellaneous instructions (70-73 and 78-7B).
- Indicate the value to be loaded into P to designate a new register to be used as the program counter R(P)
- Indicate the value to be loaded into X to designate a new register to be used as data pointer R(X)

The registers in R can be assigned by a programmer in three different ways: as program counters, as data pointers, or as scratchpad locations (data registers) to hold two bytes of data.

Program Counters

Any register can be the main program counter; the address of the selected register is held in the P designator. Other registers in R can be used as subroutine program counters. By single instruction the contents of the P register can be changed to effect a "call" to a subroutine. When interrupts are being serviced, register R(1) is used as the program counter for the user's interrupt servicing routine. After reset, and during a DMA operation, R(0) is used as the program counter. At all other times the register designated as program counter is at the discretion of the user.

Data Pointers

The registers in R may be used as data pointers to indicate a location in memory. The register designated by X (i.e., R(X)) points to memory for the following instructions (see Table 1).

- 1. ALU operations F1-F5, F7, 74, 75, 77
- 2. Output instructions 61 through 67
- 3. Input instructions 69 through 6F
- 4. Certain miscellaneous instructions 70-73, 78, 60, F0

The register designated by N (i.e., R(N)) points to memory for the "load D from memory" instructions 0N and 4N and the "Store D" instruction 5N. The register designated by P (i.e., the program counter) is used as the data pointer for ALU instructions F8-FD, FF, 7C, 7D, 7F. During these instruction executions, the operation is referred to as "data immediate".

Another important use of R as a data pointer supports the built-in Direct-Memory-Access (DMA) function. When a DMA-In or DMA-Out request is received, one machine cycle is "stolen". This operation occurs at the end of the execute machine cycle in the current instruction. Register R(0) is always used as the data pointer during the DMA operation. The data is read from (DMA-Out) or written into (DMA-In) the memory location pointed to by the R(0) register. At the end of the transfer, R(0) is incremented by one so that the processor is ready to act upon the next DMA byte transfer request. This feature in the 1800-series architecture saves a substantial amount of logic when fast exchanges of blocks of data are required, such as with magnetic discs or during CRT-display-refresh cycles.

Data Registers

When registers in R are used to store bytes of data, four instructions are provided which allow D to receive from or write into either the higher-order or lower-order byte portions of the register designated by N. By this mechanism (together with loading by data immediate) program pointer and data pointer designations are initialized. Also, this technique allows scratchpad registers in R to be used to hold general data. By employing increment or decrement instructions, such registers may be used as loop counters.

The Q Flip-Flop

An internal flip-flop, Q, can be set or reset by instruction and can be sensed by conditional branch instructions. The output of Q is also available as a microprocessor output.

Interrupt Servicing

Register R(1) is always used as the program counter whenever interrupt servicing is initiated. When an interrupt request occurs and the interrupt is allowed by the program (again, nothing takes place until the completion of the current instruction), the contents of the X and P registers are stored in the temporary register T, and X and P are set to new values; hex digit 2 in X and hex digit 1 in P. Interrupt Enable is automatically deactivated to inhibit further interrupts. The user's interrupt routine is now in control; the contents of T may be saved by means of a single instruction (78) in the memory location pointed to be R(X). At the conclusion of the interrupt, the user's routine may restore the pre-interrupted value of X and P with a single instruction (70 or 71). The Interrupt Enable flip flop can be activated to permit further interrupts or can be disabled to prevent them.

CPU Register Summary

D	8 Bits	Data Register (Accumulator)
DF	1 Bit	Data Flag (ALU Carry)
В	8 Bits	Auxiliary Holding Register
R	16 Bits	1 of 16 Scratchpad Registers
Р	4 Bits	Designates which register is Program Counter
х	4 Bits	Designates which register is Data Pointer
N	4 Bits	Holds Low-Order Instruction Digit
- 1	4 Bits	Holds High-Order Instruction Digit
Т	8 Bits	Holds old X, P after Interrupt (X is high nibble)
ΙE	1 Bit	Interrupt Enable
Q	1 Bit	Output Flip Flop

CDP1802 Control Modes

The WAIT and CLEAR lines provide four control modes as listed in the following truth table:

CLEAR	WAIT	MODE
L	L	LOAD
L	Н	RESET
н	L	PAUSE
Н	н	RUN


The function of the modes are defined as follows:

Load

Holds the CPU in the IDLE execution state and allows an I/O device to load the memory without the need for a "bootstrap" loader. It modifies the IDLE condition so that DMA-IN operation does not force execution of the next instruction.

Reset

Registers I, N, Q are reset, IE is set and 0's (V_{SS}) are placed on the data bus. TPA and TPB are suppressed while reset is held and the CPU is placed in S1. The first machine cycle after termination of reset is an initialization cycle which requires 9 clock pulses. During this cycle the CPU remains in S1 and register X, P, and R(0) are reset. Interrupt and DMA servicing are suppressed during the initialization cycle. The next cycle is an S0, S1, or an S2 but never an S3. With the use of a 71 instruction followed by 00 at memory locations 0000 and 0001, this feature may be used to reset IE, so as to preclude interrupts until ready for them. Powerup reset can be realized by connecting an RC network directly to the CLEAR pin, since it has a Schmitt triggered input, see Figure 13.



The RC time constant should be greater than the oscillator start-up time (typically 20 ms).

FIGURE 13. RESET DIAGRAM

Pause

Stops the internal CPU timing generator on the first negative high-to-low transition of the input clock. The oscillator continues to operate, but subsequent clock transitions are ignored.

Run

May be initiated from the Pause or Reset mode functions. If initiated from Pause, the CPU resumes operation on the first negative high-to-low transition of the input clock. When initiated from the Reset operation, the first machine cycle following Reset is always the initialization cycle. The initialization cycle is then followed by a DMA (S2) cycle or fetch (S0) from focation 0000 in memory.

Run-Mode State Transitions

The CPU state transitions when in the RUN and RESET modes are shown in Figure 14. Each machine cycle requires the same period of time, 8 clock pulses, except the initialization cycle, which requires 9 clock pulses. The execution of an instruction requires either two or three machine cycles, S0 followed by a single S1 cycle or two S1 cycles. S2 is the response to a DMA request and S3 is the interrupt response. Table 2 shows the conditions on Data Bus and Memory-Address lines during all machine states.

Instruction Set

The CPU instruction summary is given in Table 1. Hexadecimal notation is used to refer to the 4 bit binary codes.

In all registers bits are numbered from the least significant bit (LSB) to the most significant bit (MSB) starting with 0.

R(W): Register designated by W, where

W = N or X, or P

R(W).0: Lower order byte of R(W)

R(W).1: Higher order byte of R(W)

Operation Notation

 $M(R(N)) \rightarrow D; R(N) + 1 \rightarrow R(N)$

This notation means: The memory byte pointed to by R(N)

is loaded into D, and R(N) is incremented by 1.




FIGURE 14. STATE TRANSITION DIAGRAM

TABLE 1. INSTRUCTION SUMMARY (See Notes at End of Table)

INSTRUCTION	MNEMONIC	OP CODE	OPERATION
MEMORY REFERENCE			
LOAD VIA N LOAD ADVANCE LOAD VIA X LOAD VIA X AND ADVANCE LOAD IMMEDIATE	LDN LDA LDX LDXA LDI	0N 4N F0 72 F8	$\begin{split} & M(R(N)) \rightarrow D; \text{ for N not 0} \\ & M(R(N)) \rightarrow D; R(N) + 1 \rightarrow R(N) \\ & M(R(X)) \rightarrow D \\ & M(R(X)) \rightarrow D; R(X) + 1 \rightarrow R(X) \\ & M(R(P)) \rightarrow D; R(P) + 1 \rightarrow R(P) \end{split}$
STORE VIA N STORE VIA X AND DECREMENT REGISTER OPERATIONS	STR STXD	5N 73	$D \to M(R(N))$ $D \to M(R(X)); R(X) - 1 \to R(X)$
INCREMENT REG N DECREMENT REG N INCREMENT REG X GET LOW REG N PUT LOW REG N GET HIGH REG N PUT HIGH REG N	INC DEC IRX GLO PLO GHI PHI	1N 2N 60 8N AN 9N BN	$\begin{aligned} R(N) + 1 &\to R(N) \\ R(N) - 1 &\to R(N) \\ R(X) + 1 &\to R(X) \\ R(N) . 0 &\to D \\ D &\to R(N) . 0 \\ R(N) . 1 &\to D \\ D &\to R(N) . 1 \end{aligned}$
OR OR IMMEDIATE	OR ORI	F1 F9	$\begin{array}{c} M(R(X)) \text{ OR } D \rightarrow D \\ M(R(P)) \text{ OR } D \rightarrow D; R(P) + 1 \rightarrow R(P) \end{array}$

^{*}The arithmetic operations and the shift instructions are the only instructions that can alter the DF. After an add instruction:

DF = 1 denotes a carry has occurred

DF = 0 Denotes a carry has not occurred

After a subtract instruction:

DF = 1 denotes no borrow. D is a true positive number

DF = 0 denotes a borrow. D is two's complement

The syntax "-(not DF)" denotes the subtraction of the borrow

^{**}This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.

[†]An idle instruction initiates a repeating S1 cycle. The processor will continue to idle until an I/O request (INTERRUPT, DMA-IN, or DMA-OUT) is activated. When the request is acknowledged, the idle cycle is terminated and the I/O request is serviced, and then normal operation is resumed.

TABLE 1. INSTRUCTION SUMMARY	(Continued) (See Notes at End of Table)
------------------------------	---

INSTRUCTION	MNEMONIC	OP CODE	OPERATION
LOGIC OPERATIONS* (Continued)		0. 0002	OPERATION
EXCLUSIVE OR EXCLUSIVE OR IMMEDIATE AND AND IMMEDIATE SHIFT RIGHT SHIFT RIGHT WITH CARRY RING SHIFT RIGHT SHIFT LEFT SHIFT LEFT WITH CARRY RING SHIFT LEFT	XOR XRI AND ANI SHR SHRC \ RSHR SHL SHLC \ RSHL	F3 FB F2 FA F6 76**	$\begin{split} & M(R(X)) \; XOR \; D \to D \\ & M(R(P)) \; XOR \; D \to D; \; R(P) + 1 \to R(P) \\ & M(R(X)) \; AND \; D \to D \\ & M(R(P)) \; AND \; D \to D; \; R(P) + 1 \to R(P) \\ & SHIFT \; D \; RIGHT, \; LSB(D) \to DF, \; 0 \to MSB(D) \\ & SHIFT \; D \; RIGHT, \; LSB(D) \to DF, \; DF \to MSB(D) \\ & SHIFT \; D \; LEFT, \; MSB(D) \to DF, \; 0 \to LSB(D) \\ & SHIFT \; D \; LEFT, \; MSB(D) \to DF, \; DF \to LSB(D) \end{split}$
ARITHMETIC OPERATIONS*	(NOTIL)		
ADD ADD IMMEDIATE ADD WITH CARRY ADD WITH CARRY, IMMEDIATE SUBTRACT D SUBTRACT D IMMEDIATE SUBTRACT D WITH BORROW SUBTRACT D WITH BORROW, IMMEDIATE SUBTRACT MEMORY SUBTRACT MEMORY SUBTRACT MEMORY IMMEDIATE SUBTRACT MEMORY WITH BORROW SUBTRACT MEMORY WITH BORROW, IMMEDIATE	ADD ADI ADC ADCI SD SDI SDB SDBI SM SMI SMB	F4 FC 74 7C F5 FD 75 7D F7 FF 77	$\begin{split} &M(R(X)) + D \to DF, D \\ &M(R(P)) + D \to DF, D; R(P) + 1 \to R(P) \\ &M(R(X)) + D + DF \to DF, D, R(P) + 1 \to R(P) \\ &M(R(X)) + D + DF \to DF, D, R(P) + 1 \to R(P) \\ &M(R(X)) - D \to DF, D, R(P) + 1 \to R(P) \\ &M(R(X)) - D \to DF, D; R(P) + 1 \to R(P) \\ &M(R(X)) - D - (Not DF) \to DF, D \\ &M(R(P)) - D - (Not DF) \to DF, D; R(P) + 1 \to R(P) \\ &D - M(R(X)) \to DF, D \\ &D - M(R(P)) \to DF, D; R(P) + 1 \to R(P) \\ &D - M(R(X)) - (NOT DF) \to DF, D \\ &D - M(R(P)) - (NOT DF) \to DF, D, R(P) + 1 \to R(P) \end{split}$
BRANCH INSTRUCTIONS - SHORT BRANCH			
SHORT BRANCH NO SHORT BRANCH (SEE SKP) SHORT BRANCH IF D = 0 SHORT BRANCH IF D D NOT 0 SHORT BRANCH IF DF = 1 SHORT BRANCH IF POS OR ZERO SHORT BRANCH IF EQUAL OR GREATER SHORT BRANCH IF DF = 0 SHORT BRANCH IF MINUS SHORT BRANCH IF LESS SHORT BRANCH IF Q = 1 SHORT BRANCH IF Q = 0 SHORT BRANCH IF EF1 = 1 (EF1 = V _{SS}) SHORT BRANCH IF EF1 = 1 (EF1 = V _{CC})	BR NBR BZ BNZ BDF BPZ BGE BNF BM BL BNQ B1 BN1	30 38 32 3A 33 3B 31 39 34 30	$\begin{split} &M(R(P)) \to R(P).0 \\ &R(P) + 1 \to R(P) \\ &\text{If } D = 0, M(R(P)) \to R(P).0, \text{Else } R(P) + 1 \to R(P) \\ &\text{If } D \text{ Not } 0, M(R(P)) \to R(P).0, \text{Else } R(P) + 1 \to R(P) \\ &\text{If } D \text{ For } 0, M(R(P)) \to R(P).0, \text{Else } R(P) + 1 \to R(P) \\ &\text{If } DF = 1, M(R(P)) \to R(P).0, \text{Else } R(P) + 1 \to R(P) \\ &\text{If } DF = 0, M(R(P)) \to R(P).0, \text{Else } R(P) + 1 \to R(P) \\ &\text{If } Q = 1, M(R(P)) \to R(P).0, \text{Else } R(P) + 1 \to R(P) \\ &\text{If } Q = 0, M(R(P)) \to R(P).0, \text{Else } R(P) + 1 \to R(P) \\ &\text{If } EF1 = 1, M(R(P)) \to R(P).0, \text{Else } R(P) + 1 \to R(P) \\ &\text{If } EF1 = 0, M(R(P)) \to R(P).0, \text{Else } R(P) + 1 \to R(P) \\ &\text{If } EF1 = 0, M(R(P)) \to R(P).0, \text{Else } R(P) + 1 \to R(P) \\ &\text{If } EF1 = 0, M(R(P)) \to R(P).0, \text{Else } R(P) + 1 \to R(P) \\ &\text{If } EF1 = 0, M(R(P)) \to R(P).0, \text{Else } R(P) + 1 \to R(P) \\ &\text{If } EF1 = 0, M(R(P)) \to R(P).0, \text{Else } R(P) + 1 \to R(P) \\ &\text{If } EF1 = 0, M(R(P)) \to R(P).0, \text{Else } R(P) + 1 \to R(P) \\ &\text{If } EF1 = 0, M(R(P)) \to R(P).0, \text{Else } R(P) + 1 \to R(P) \\ &\text{If } EF1 = 0, M(R(P)) \to R(P).0, \text{Else } R(P) + 1 \to R(P) \\ &\text{If } EF1 = 0, M(R(P)) \to R(P).0, \text{Else } R(P) + 1 \to R(P) \\ &\text{If } EF1 = 0, M(R(P)) \to R(P).0, \text{Else } R(P) + 1 \to R(P) \\ &\text{If } EF1 = 0, M(R(P)) \to R(P).0, \text{Else } R(P) + 1 \to R(P) \\ &\text{If } EF1 = 0, M(R(P)) \to R(P).0, \text{Else } R(P) + 1 \to R(P) \\ &\text{If } EF1 = 0, M(R(P)) \to R(P).0, \text{Else } R(P) + 1 \to R(P) \\ &\text{If } EF1 = 0, M(R(P)) \to R(P).0, \text{Else } R(P) + 1 \to R(P) \\ &\text{If } EF1 = 0, M(R(P)) \to R(P).0, \text{Else } R(P) + 1 \to R(P) \\ &\text{If } EF1 = 0, M(R(P)) \to R(P).0, \text{Else } R(P) + 1 \to R(P) \\ &\text{If } EF1 = 0, M(R(P)) \to R(P).0, \text{Else } R(P) + 1 \to R(P) \\ &\text{If } EF1 = R(P) + R(P).0, \text{Else } R(P) + R(P).0 \\ &\text{If } EF1 = R(P) + R(P).0, \text{Else } R(P) + R(P).0 \\ &\text{If } EF1 = R(P) + R(P).0, \text{Else } R(P) + R(P).0 \\ &\text{If } EF1 = R(P) + R(P).0 \\ &$
SHORT BRANCH IF EF2 = 1 (EF2 = V _{SS}) SHORT BRANCH IF EF2 = 0 (EF2 = V _{CC}) SHORT BRANCH IF EF3 = 1 (EF3 = V _{SS}) SHORT BRANCH IF EF3 = 0 (EF3 = V _{CC}) SHORT BRANCH IF EF4 = 1 (EF4 = V _{SS}) SHORT BRANCH IF EF4 = 0 (EF4 = V _{CC}) BRANCH INSTRUCTIONS - LONG BRANCH	B2 BN2 B3 BN3 B4 BN4	35 3D 36 3E 37 3F	If EF2 = 1, M(R(P)) \rightarrow R(P).0, Else R(P) + 1 \rightarrow R(P) If EF2 = 0, M(R(P)) \rightarrow R(P).0, Else R(P) + 1 \rightarrow R(P) If EF3 = 1, M(R(P)) \rightarrow R(P).0, Else R(P) + 1 \rightarrow R(P) If EF3 = 0, M(R(P)) \rightarrow R(P).0, Else R(P) + 1 \rightarrow R(P) If EF4 = 1, M(R(P)) \rightarrow R(P).0, Else R(P) + 1 \rightarrow R(P) If EF4 = 0, M(R(P)) \rightarrow R(P).0, Else R(P) + 1 \rightarrow R(P)
LONG BRANCH NO LONG BRANCH (SEE LSKP)	LBR NLBR	C8**	$M(R(P)) \rightarrow R(P).1$, $M(R(P) + 1) \rightarrow R(P).0$ $R(P) = 2 \rightarrow R(P)$

^{*}The arithmetic operations and the shift instructions are the only instructions that can alter the DF. After an add instruction:

DF = 1 denotes a carry has occurred

DF = 0 Denotes a carry has not occurred

After a subtract instruction:

DF = 1 denotes no borrow. D is a true positive number

DF = 0 denotes a borrow. D is two's complement

The syntax "-(not DF)" denotes the subtraction of the borrow

^{**}This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.

[†]An idle instruction initiates a repeating S1 cycle. The processor will continue to idle until an I/O request (INTERRUPT, DMA-IN, or DMA-OUT) is activated. When the request is acknowledged, the idle cycle is terminated and the I/O request is serviced, and then normal operation is resumed.

TABLE 1. INSTRUCTION SUMMARY (Continued) (See Notes at End	of Table)
--	-----------

INSTRUCTION	MNEMONIC	OP CODE	OPERATION
BRANCH INSTRUCTIONS - LONG BRANCH (Cor			OFERATION
LONG BRANCH IF D = 0	LBZ	C2	IF D. O. LVOVOV.
LONG BRANCH IF D NOT 0	LBNZ	CA	IF D = 0, M(R(P)) → R(P).1, M(R(P) + 1) → R(P).0 Else R(P) + 2 → R(P) IF D Not 0, M(R(P)) → R(P).1, M(R(P) + 1) → R(P).0
LONG BRANCH IF DF = 1	LBDF	СЗ	Else R(P) + 2 \rightarrow R(P) IF DF = 1, M(R(P)) \rightarrow R(P).1, M(R(P) + 1) \rightarrow R(P).0
LONG BRANCH IF DF = 0	LBNF	СВ	Else R(P) + 2 \rightarrow R(P) IF DF = 0, M(R(P)) \rightarrow R(P).1, M(R(P) + 1) \rightarrow R(P).0
LONG BRANCH IF Q = 1	LBQ	C1	Else R(P) + 2 \rightarrow R(P) IF Q = 1, M(R(P)) \rightarrow R(P).1, M(R(P) + 1) \rightarrow R(P).0 Else R(P) + 2 \rightarrow R(P)
LONG BRANCH IF Q = 0	LBNQ	C9	IF Q = 0, $M(R(P)) \rightarrow R(P)$.1, $M(R(P) + 1) \rightarrow R(P)$.0 Else $R(P) + 2 \rightarrow R(P)$
SKIP INSTRUCTIONS			<u> </u>
SHORT SKIP (SEE NBR) LONG SKIP (SEE NLBR) LONG SKIP IF D = 0 LONG SKIP IF D NOT 0 LONG SKIP IF DF = 1 LONG SKIP IF DF = 0 LONG SKIP IF Q = 1 LONG SKIP IF Q = 0 LONG SKIP IF Q = 0	SKP LSKP LSZ LSNZ LSDF LSNF LSQ LSNQ LSNQ LSIE	38** C8** CE C6 C7 CD C5 CC	$\begin{split} R(P)+1 &\rightarrow R(P) \\ R(P)+2 &\rightarrow R(P) \\ \text{If } D=0, R(P)+2 &\rightarrow R(P), \text{ Else Continue} \\ \text{If } D \text{ Not } 0, R(P)+2 &\rightarrow R(P), \text{ Else Continue} \\ \text{If } DF=1, R(P)+2 &\rightarrow R(P), \text{ Else Continue} \\ \text{If } DF=0, R(P)+2 &\rightarrow R(P), \text{ Else Continue} \\ \text{If } Q=1, R(P)+2 &\rightarrow R(P), \text{ Else Continue} \\ \text{If } Q=0, R(P)+2 &\rightarrow R(P), \text{ Else Continue} \\ \text{If } Q=0, R(P)+2 &\rightarrow R(P), \text{ Else Continue} \\ \text{If } I=1, R(P)+2 &\rightarrow R(P), \text{ Else Continue} \\ \text{If } I=1, R(P)+2 &\rightarrow R(P), \text{ Else Continue} \\ \end{split}$
CONTROL INSTRUCTIONS			
IDLE NO OPERATION SET P SET X SET Q RESET Q SAVE PUSH X, P TO STACK	IDL NOP SEP SEX SEQ REQ SAV MARK	00† C4 DN EN 7B 7A 78	Wait for DMA or INTERRUPT; $M(R(0)) \rightarrow BUS$ Continue $N \rightarrow P$ $N \rightarrow X$ $1 \rightarrow Q$ $0 \rightarrow Q$ $T \rightarrow M(R(X))$ $(X, P) \rightarrow T$; $(X, P) \rightarrow M(R(2))$ Then $P \rightarrow X$;
RETURN DISABLE	RET DIS	70 71	$R(2) - 1 \rightarrow R(2)$ $M(R(X)) \rightarrow (X, P); R(X) + 1 \rightarrow R(X), 1 \rightarrow IE$ $M(R(X)) \rightarrow (X, P); R(X) + 1 \rightarrow R(X), 0 \rightarrow IE$
INPUT-OUTPUT BYTE TRANSFER			2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
OUTPUT 1 OUTPUT 2 OUTPUT 3 OUTPUT 4 OUTPUT 5 OUTPUT 6 OUTPUT 7 INPUT 1 INPUT 2 INPUT 3 INPUT 3 INPUT 4 INPUT 5	OUT 1 OUT 2 OUT 3 OUT 4 OUT 5 OUT 6 OUT 7 INP 1 INP 2 INP 3 INP 4 INP 5	61 62 63 64 65 66 67 69 6A 6B 6C 6D	$\begin{array}{l} M(R(X)) \to BUS; R(X)+1 \to R(X); N LINES = 1 \\ M(R(X)) \to BUS; R(X)+1 \to R(X); N LINES = 2 \\ M(R(X)) \to BUS; R(X)+1 \to R(X); N LINES = 3 \\ M(R(X)) \to BUS; R(X)+1 \to R(X); N LINES = 4 \\ M(R(X)) \to BUS; R(X)+1 \to R(X); N LINES = 5 \\ M(R(X)) \to BUS; R(X)+1 \to R(X); N LINES = 6 \\ M(R(X)) \to BUS; R(X)+1 \to R(X); N LINES = 7 \\ BUS \to M(R(X)); BUS \to D; N LINES = 1 \\ BUS \to M(R(X)); BUS \to D; N LINES = 3 \\ BUS \to M(R(X)); BUS \to D; N LINES = 3 \\ BUS \to M(R(X)); BUS \to D; N LINES = 4 \\ BUS \to M(R(X)); BUS \to D; N $

^{*}The arithmetic operations and the shift instructions are the only instructions that can alter the DF. After an add instruction:

DF = 1 denotes a carry has occurred

DF = 0 Denotes a carry has not occurred

After a subtract instruction:

DF = 1 denotes no borrow. D is a true positive number

DF = 0 denotes a borrow. D is two's complement

The syntax "-(not DF)" denotes the subtraction of the borrow

^{**}This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.

[†]An idle instruction initiates a repeating S1 cycle. The processor will continue to idle until an I/O request (INTERRUPT, DMA-IN, or DMA-OUT) is activated. When the request is acknowledged, the idle cycle is terminated and the I/O request is serviced, and then normal operation is resumed.

TABLE 1. INSTRUCTION SUMMARY (Continued) (See Notes at End of Table)

			•
INSTRUCTION	MNEMONIC	OP CODE	OPERATION
INPUT-OUTPUT BYTE TRANSFER (Continued)			
INPUT 6 INPUT 7	INP 6 INP 7	6E 6F	BUS \rightarrow M(R(X)); BUS \rightarrow D; N LINES = 6 BUS \rightarrow M(R(X)); BUS \rightarrow D; N LINES = 7

^{*}The arithmetic operations and the shift instructions are the only instructions that can alter the DF. After an add instruction:

DF = 1 denotes a carry has occurred

DF = 0 Denotes a carry has not occurred

After a subtract instruction:

DF = 1 denotes no borrow. D is a true positive number

DF = 0 denotes a borrow. D is two's complement

The syntax "-(not DF)" denotes the subtraction of the borrow

**This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.

[†]An idle instruction initiates a repeating <u>S1 cycle. The processor will</u> continue to idle until an I/O request (INTERRUPT, DMA-IN, or DMA-OUT) is activated. When the request is acknowledged, the idle cycle is terminated and the I/O request is serviced, and then normal operation is resumed.

NOTES FOR TABLE 1

 Long-Branch, Long-Skip and No Op instructions require three cycles to complete (1 fetch + 2 execute).

Long-Branch instructions are three bytes long. The first byte specifies the condition to be tested; and the second and third byte, the branching address.

The long-branch instructions can:

- a. Branch unconditionally
- b. Test for D = 0 or $D \neq 0$
- c. Test for DF = 0 or DF = 1
- d. Test for Q = 0 or Q = 1
- e. Effect an unconditional no branch

If the tested condition is met, then branching takes place; the branching address bytes are loaded in the high-and-low order bytes of the current program counter, respectively. This operation effects a branch to any memory location.

If the tested condition is not met, the branching address bytes are skipped over, and the next instruction in sequence is fetched and executed. This operation is taken for the case of unconditional no branch (NLBR).

The short-branch instructions are two bytes long. The first byte specifies the condition to be tested, and the second specifies the branching address.

The short branch instruction can:

- a. Branch unconditionally
- b. Test for D = 0 or $D \neq 0$
- c. Test for DF = 0 or DF = 1
- d. Test for Q = 0 or Q = 1
- e. Test the status (1 or 0) of the four EF flags
- f., Effect an unconditional no branch

If the tested condition is met, then branching takes place; the branching address byte is loaded into the low-order byte position of the current program counter. This effects a branch within the current 256-byte page of the memory, i.e., the page which holds the branching address. If the tested condition is not met, the branching address byte is skipped over, and the next instruction in sequence is fetched and executed. This same action is taken in the case of unconditional no branch (NBR).

The skip instructions are one byte long. There is one Unconditional Short-Skip (SKP) and eight Long-Skip instructions.

The Unconditional Short-Skip instruction takes 2 cycles to complete (1 fetch + 1 execute). Its action is to skip over the byte following it. Then the next instruction in sequence is fetched and executed. This SKP instruction is identical to the unconditional no-branch instruction (NBR) except that the skipped-over byte is not considered part of the program.


The Long-Skip instructions take three cycles to complete (1 fetch + 2 execute).

They can:

- a. Skip unconditionally
- b. Test for D = 0 or D \neq 0
- c. Test for DF = 0 or DF = 1
- d. Test for Q = 0 or Q = 1
- e. Test for IE = 1

If the tested condition is met, then Long Skip takes place; the current program counter is incremented twice. Thus two bytes are skipped over and the next instruction in sequence is fetched and executed. If the tested condition is not met, then no action is taken. Execution is continued by fetching the next instruction in sequence.

Timing Waveforms



NOTES:

- This timing diagram is used to show signal relationships only and does not represent any specific machine cycle.
- All measurements are referenced to 50% point of the waveforms.
- Shaded areas indicate "Don't Care" or undefined state. Multiple transitions may occur during this period.

FIGURE 15. TIMING WAVEFORMS

Dynamic Electrical Characteristics at T_A = -40°C to +85°C, C_L = 50pF; V_{DD} $\pm 5\%$

				CDP CDP1802	1802A, PAC LIMITS		802BC AITS	
CHARACTERISTIC	SYMBOL	V _{CC} (V)	(V)	TYP*	MAX	TYP*	MAX	UNITS
PROPAGATION DELAY TIMES			_		-	<u> </u>		_
Clock to TPA, TPB	t _{PLH} , t _{PHL}	5 5 10	5 10 10	200 150 100	300 250 150	200	300	ns
Clock-to-Memory High-Address Byte	t _{PLH} , t _{PHL}	5 5 10	5 10 10	600 400 300	850 600 400	475 - -	525 -	ns
Clock-to-Memory Low-Address Byte Valid	t _{PLH} , t _{PHL}	5 5 10	5 10 10	250 150 100	350 250 150	175 -	250 -	ns
Clock to MRD	t _{PHL}	5 5 10	5 10 10	200 150 100	300 250 150	175 - -	275 - -	ns
Clock to MRD	t _{PLH}	5 5 10	5 10 10	200 150 100	350 290 175	175 - -	275 - -	ns
Clock to MWR	t _{PLH} , t _{PHL}	5 5 10	5 10 10	200 150 100	300 250 150	175 - -	225 - -	ns
Clock to (CPU DATA to BUS) Valid	t _{PLH} , t _{PHL}	5 5 10	5 10 10	300 250 100	450 350 200	250 - -	375 - -	ns
Clock to State Code	t _{PLH} , t _{PHL}	5 5 10	5 10 10	300 250 150	450 350 250	250 - -	400	ns
Clock to Q	t _{PLH} , t _{PHL}	5 5 10	5 10 10	250 150 100	400 250 150	200	300 - -	ns
Clock to N (0-2)	t _{PLH} , t _{PHL}	5 5 10	5 10 10	300 200 150	550 350 250	275	350 - -	ns
MINIMUM SET UP AND HOLD TIMES:								
Data Bus Input Set Up	t _{SU}	5 5 10	5 10 10	-20 0 -10	25 50 40	-20 -	0 -	ns
Data Bus Input Hold	t _H **	5 5 10	5 10 10	150 100 75	200 125 100	125 - -	150 -	ns
DMA Set Up	t _{SU}	5 5 10	5 10 10	0 0 0	30 20 10	0 -	30 - -	ns
DMA Hold	t _H **	5 5 10	5 10 10	150 100 75	250 200 125	100	150 - -	ns
Interrupt Set Up	t _{su}	5 5 10	5 10 10	-75 -50 -25	0 0 0	-75 -	0	ns

^{*}Typical values are for T_A = +25°C and nominal V_{DD} **Maximum limits of minimum characteristics are the values above which all devices function

Dynamic Electrical Characteristics at $T_A = -40$ °C to +85 °C, $C_L = 50$ pF; $V_{DD} \pm 5\%$ (Continued)

				CDP1802A, CDP1802AC LIMITS		CDP1		
CHARACTERISTIC	SYMBOL	V _{CC} (V)	(V)	TYP*	MAX	TYP*	MAX	UNITS
MINIMUM SET UP AND HOLD TIMES: (0	Continued)		•					
Interrupt Hold	t _H **	5 5 10	5 10 10	100 75 50	150 100 75	75 - -	125 - -	ns
WAIT Set Up	t _{SU}	5 5 10	5 10 10	10 -10 0	50 15 25	20	40 - -	ns
EF1-4 Set Up	t _{su}	5 5 10	5 10 10	-30 -20 -10	20 30 40	-30 - -	0 - -	ns
EF1-4 Hold	t _H **	5 5 10	5 10 10	150 100 75	200 150 100	100 - -	150 - -	ns
Minimum Pulse Width Times:								
CLEAR Pulse Width	t _{WL} **	5 5 10	5 10 10	150 100 75	300 200 150	100 - -	150 - -	ns
CLOCK Pulse Width	t _{WL}	5 5 10	5 10 10	125 100 60	150 125 75	90 - -	100	ns

Timing Specifications as a function of $T(T = 1/f_{CLOCK})$ at $T_A = -40$ to $+85^{\circ}C$

			,,	CDP1802A, CDP1802AC LIMITS		CDP1:		
CHARACTERISTIC	SYMBOL	V _{cc} (V)	(V)			MIN TYP*		UNITS
High-Order Memory-Address Byte Set Up To TPA — Time	t _{su}	5 5 10	5 10 10	2T-550 2T-350 2T-250	2T-400 2T-250 2T-200	2T-325 - -	2T-275 - -	ns
High-Order Memory-Address Byte Hold after TPA Time	t _H	5 5 10	5 10 10	T/2-25 T/2-35 T/2-10	T/2-15 T/2-25 T/2-+0	T/2-25	T/2-15 - -	ns
Low-Order Memory-Address Byte Hold after WR Time	t _H	5 5 10	5 10 10	T-30 T-20 T-10	T+0 T+0 T+0	T-30 - -	T+0 - -	ns
CPU Data to Bus Hold after WR Time	t _H	5 5 10	5 10 10	T-200 T-150 T-100	T-150 T-100 T-50	T-175 - -	T-125 - -	ns
Required Memory Access Time Address to Data	tacc	5 5 10	5 10 10	5T-375 5T-250 5T-190	5T-250 5T-150 5T-100	5T-225 -	5T-175 - -	ns
MRD to TPA ~	tsu	5 5 10	5 10 10	T/2-25 T/2-20 T/2-15	T/2-18 T/2-15 T/2-10	T/2-20 - -	T/2-15 - -	ns

^{*}Typical values are for $T_A = +25^{\circ}C$ and nominal V_{DD}

^{&#}x27;Typical values are for T_A = +25°C and nominal V_{DC} ''Maximum limits of minimum characteristics are the values above which all devices function

TABLE 2. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES

STATE	1	N	MNEMONIC	OPERATION	DATA BUS	MEMORY ADDRESS	MRD	MWR	N LINES	NOTESG
S1	RESET Initialize Not Programmer Accessible		ESET	$0 \rightarrow I$, N, Q, X, P; $1 \rightarrow IE$	00	XXXX	1	1	0	A
			rogrammer	0000 → R	00	xxxx	1	1	0	В
S0			FETCH	MRP → I, N; RP + 1 → RP	MRP	RP	0	1	0	С
S1	0	0	IDL	IDLE	MRO	RO	0	1	0	D, 3
	٥	1-F	LDN	MRN → D	MRN	RN	0	1	0	3
	-	0-F	INC	RN + 1 → RN	Float	RN	1	1	0	1
	2	0-F	DEC	RN - 1 → RN	Fioat	RN	1	1	0	1
	3	0-F	Short Branch	Taken: MRP → RP.0 Not Taken; RP + 1 → RP	MRP	RP	0	1	0	3
]	4	0-F	LDA	$MRN \rightarrow D; RN + 1 \rightarrow RN$	MRN	RN	0	1	0	3
	5	0-F	STR	D → MRN	D	RN	1	0	0	2
1	6	0	IRX	RX + 1 → RX	MRX	RX	0	1	0	2
	6	1	OUT 1	MRX → BUS; RX + 1 → RX	MRX	RX	0	1	1	6
		2	OUT 2		1				2	
		3	OUT 3						3	
1 1		4	OUT 4	1					4	
		5	OUT 5						5	
		6	OUT 6		1				6	
]	١	7	OUT 7						7	
	I	9	INP 1	BUS → MRX, D	Data from I/O	RX	1	0	1	5
	ŀ		INP 2		Device				2	
l 1	ŀ	В	INP 3						3	
]	ŀ	<u>c</u>	INP 4						4	
	ŀ	D E	INP 5		1		ľ	l	5	
li	ŀ	F	INP 6					- 1	6	
ļ	7	-	INP 7	MDV (M.D. DV)					7	
	<u> </u>		RET	$MRX \rightarrow (X,P); RX + 1 \rightarrow RX;$ $1 \rightarrow IE$	MRX	RX	0	1	0	3
		1	DIS	$\begin{array}{c} MRX \to (X,P);RX+1 \to RX;\\ 0 \to IE \end{array}$	MRX	RX	0	1	0	3
	[2	LDXA	$MRX \rightarrow D; RX + 1 \rightarrow RX$	MRX	RX	0	1	0	3
		3	STXD	D → MRX; RX - 1 →RX	D	RX	1	0	0	2
	L	4	ADC	$MRX + D + DF \rightarrow DF, D$	MRX	RX	0	1	0	3
	┙	5	SDB	MRX - D - DFN → DF, D	MRX	RX	0	1	0	3

NOTES:

- A. IE = 1, TPA, TPB suppressed, state = S1.
- B. BUS = 0 for entire cycle.
- C. Next state always S1.
- D. Wait for DMA or INTERRUPT.

- E. Suppress TPA, wait for DMA.
- F. IN REQUEST has priority over OUT REQUEST.
- G. Number refers to machine cycle. See Figure 16 timing waveforms for machine cycles 1 through 9.

TABLE 2. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (Continued)

STATE	1	N	MNEMONIC	OPERATION	DATA BUS	MEMORY ADDRESS	MRD	MWR	N LINES	NOTES
S1 (Count)	7	6	SHRC	$LSB(D) \rightarrow DF; DF \rightarrow MSB(D)$	Float	RX	1	1	0	1
(Cont.)	(0	7	SMB	D - MRX - DFN → DF, D	MRX	RX	0	1	0	3
	n t.)	8	SAV	T → MRX	Т	RX	1	0	0	2
	۱.,	9	MARK	$(X, P) \rightarrow T$, MR2; $P \rightarrow X$; R2 - 1 \rightarrow R2	Т	R2	1	0	0	2
		Α	REQ	0 → Q	Float	RP	1	1	0	1
		В	SEQ	1 → Q	Float	RP	1	1	0	1
	l	С	ADCI	$MRP + D + DF \rightarrow DF, D; RP + 1$	MRP	RP	0	1	0	3
		D	SDBI	MRP - D - DFN → DF, D; RP + 1	MRP	RP	0	1	0	3
		Ε	SHLC	$MSB(D) \rightarrow DF; DF \rightarrow LSB(D)$	Float	RP	1	1	0	1
]		F	SMBI	D - MRP - DFN → DF, D; RP + 1	MRP	RP	0	1	0	3
	8	0-F	GLO	RN.0 → D	RN.0	RN	1	1	0	1
	9	0-F	GHI	RN.1 → D	RN.1	RN	1	1	0	1
	Α	0-F	PLO	D → RN.0	D	RN	1	1	0	1
	В	0-F	PHI	D → RN.1	D	RN	1	1	0	1
S1#1	С	0-3,	Long Branch	Taken: MRP \rightarrow B; RP + 1 \rightarrow RP	MRP	RP	0	1	0	4
#2	1	8-B		Taken: B → RP.1; MRP → RP.0	M(RP+1)	RP + 1	0	1	0	4
S1#1	1			Not Taken: RP + 1 → RP	MRP	RP	0	1	0	4
#2	1		1	Not Taken: RP + 1 → RP	M(RP+1)	RP + 1	0	1	0	4
S1#1	1	5	Long Skip	Taken: RP + 1 → RP	MRP	RP	0	1	0	4
#2	1	6 7		Taken: RP + 1 → RP	M(RP+1)	RP+ 1	0	1	0	4
S1#1	1	С		Not Taken: No Operation	MRP	RP	0	1	0	4
#2		D E F		Not Taken: No Operation	MRP	RP	0	1	0	4
S1#1	1	4	NOP	No Operation	MRP	RP	0	1	0	4
#2	1			No Operation	MRP	RP	0	1	0	4
S1	D	0-F	SEP	N → P	NN	RN	1	1	0	1
	E	0-F	SEX	N→X	NN	RN	1	1	0	1
S1	F	0	LDX	MRX → D	MRX	RX	0	1	0	3
		1 2 3 4 5 7	OR AND XOR ADD SD SM	MRX OR D \rightarrow D MRX AND D \rightarrow D MRX XOR D \rightarrow D MRX + D \rightarrow DF, D MRX - D \rightarrow DF, D D - MRX \rightarrow DF, D	MRX	RX	0	1	0	3
		6	SHR	$LSB(D) \rightarrow DF; 0 \rightarrow MSB(D)$	Float	RX	1	1	0	1

NOTES:

- A. IE = 1, TPA, TPB suppressed, state = S1.
- B. BUS = 0 for entire cycle.
- C. Next state always S1.
- D. Wait for DMA or INTERRUPT.

- E. Suppress TPA, wait for DMA.
- F. IN REQUEST has priority over OUT REQUEST.
- G. Number refers to machine cycle. See Figure 16 timing waveforms for machine cycles 1 through 9.


TABLE 2. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (Continued)

STATE	ı	N	MNEMONIC	OPERATION	DATA BUS	MEMORY ADDRESS	MRD	MWR	N LINES	NOTES
S1 (Cont.)	F (Cont)	8 9 A B C D F	LDI ORI ANI XRI ADI SDI SMI	$\begin{split} MRP \to D; RP + 1 \to RP \\ MRP & OR \; D \to D; \; RP + 1 \to RP \\ MRP & AND \; D \to D; \; RP + 1 \to RP \\ MRP & AND \; D \to D; \; RP + 1 \to RP \\ MRP & XOR \; D \to D; \; RP + 1 \to RP \\ MRP & FD \to DF, \; D; \; RP + 1 \to RP \\ MRP & FD \to DF, \; D; \; RP + 1 \to RP \\ D & FD & MRP \to DF, \; D; \; RP + 1 \to RP \end{split}$	MRP	RP	0	1	0	3
		E	SHL	$MSB(D) \rightarrow DF; 0 \rightarrow LSB(D)$	Float	RP	1	1	0	1
S2	DMA IN		MA IN	BUS → MR0; R0 + 1 → R0	Data from I/O Device	FI0	1	0	0	F, 7
'	DMA OUT		IA OUT	MR0 → BUS; R0 + 1 → R0	MR0	R0	0	1	0	F, 8
S3	INTERRUPT X, P → 1		ERRUPT	$X, P \rightarrow T; 0 \rightarrow IE, 1 \rightarrow P; 2 \rightarrow X$	Float	RN	1	1	0	9
S1		l	OAD	IDLE (CLEAR, WAIT = 0)	M(R0-1)	R0-1	0	1	0	E, 3


NOTES:

- A. IE = 1, TPA, TPB suppressed, state = S1.
- B. BUS = 0 for entire cycle.
- C. Next state always S1.
- D. Wait for DMA or INTERRUPT.

- E. Suppress TPA, wait for DMA.
- F. IN REQUEST has priority over OUT REQUEST.
- G. Number refers to machine cycle. See Figure 16 timing waveforms for machine cycles 1 through 9.




GENERAL TIMING WAVEFORMS




NO. 1 NON MEMORY CYCLE TIMING WAVEFORMS

"DON'T CARE" OR INTERNAL DELAYS HIGH IMPEDANCE STATE


FIGURE 16. MACHINE CYCLE TIMING WAVEFORMS (PROPAGATION DELAYS NOT SHOWN)



NO. 2 MEMORY WRITE CYCLE TIMING WAVEFORMS




NO. 3 MEMORY READ CYCLE TIMING WAVEFORMS




NO. 4 LONG BRANCH OR LONG SKIP CYCLE TIMING WAVEFORMS

"DON'T CARE" OR INTERNAL DELAYS HIGH IMPEDANCE STATE


FIGURE 16. MACHINE CYCLE TIMING WAVEFORMS (PROPAGATION DELAYS NOT SHOWN) (Continued)





*User generated signal

NO. 7 DMA IN CYCLE TIMING WAVEFORMS




*User generated signal

NO. 8 DMA OUT CYCLE TIMING WAVEFORMS



FIGURE 16. MACHINE CYCLE TIMING WAVEFORMS (PROPAGATION DELAYS NOT SHOWN) (Continued)



*User generated signal

NO. 9 INTERRUPT CYCLE TIMING WAVEFORMS

"DON'T CARE" OR INTERNAL DELAYS

HIGH IMPEDANCE STATE

FIGURE 16. MACHINE CYCLE TIMING WAVEFORMS (PROPAGATION DELAYS NOT SHOWN) (Continued)

Operating and Handling Considerations

1. Handling

All inputs and outputs of Harris CMOS devices have a network for electrostatic protection during handling.

2. Operating

Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause V_{DD} - V_{SS} to exceed the absolute maximum rating.

Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than V_{DD} nor less than V_{SS} . Input currents must not exceed 10mA even when the power supply is off.

Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either V_{DD} or V_{SS} , whichever is appropriate.

Output Short Circuits

Shorting of outputs to $\rm V_{DD}$ or $\rm V_{SS}$ may damage CMOS devices by exceeding the maximum device dissipation.