



**512K x 36, 1M x 18
2.5V Synchronous ZBT™ SRAMs
2.5V I/O, Burst Counter
Pipelined Outputs**

**IDT71T75602
IDT71T75802**

Features

- ◆ 512K x 36, 1M x 18 memory configurations
- ◆ Supports high performance system speed - 200 MHz (3.2 ns Clock-to-Data Access)
- ◆ ZBT™ Feature - No dead cycles between write and read cycles
- ◆ Internally synchronized output buffer enable eliminates the need to control OE
- ◆ Single R/W (READ/WRITE) control pin
- ◆ Positive clock-edge triggered address, data, and control signal registers for fully pipelined applications
- ◆ 4-word burst capability (interleaved or linear)
- ◆ Individual byte write (BW1 - BW4) control (May tie active)
- ◆ Three chip enables for simple depth expansion
- ◆ 2.5V power supply ($\pm 5\%$)
- ◆ 2.5V I/O Supply (VDDQ)
- ◆ Power down controlled by ZZ input
- ◆ Boundary Scan JTAG Interface (IEEE 1149.1 Compliant)
- ◆ Packaged in a JEDEC standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA)

Description

The IDT71T75602/802 are 2.5V high-speed 18,874,368-bit (18 Megabit) synchronous SRAMs. They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, they have been given the name ZBT™, or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock cycle, and two cycles later the associated data cycle occurs, be it read or write.

The IDT71T75602/802 contain data I/O, address and control signal registers. Outputenable is the only asynchronous signal and can be used to disable the outputs at any given time.

A Clock Enable CEN pin allows operation of the IDT71T75602/802 to be suspended as long as necessary. All synchronous inputs are ignored when CEN is high and the internal device registers will hold their previous values.

There are three chip enable pins (CE1, CE2, CE3) that allow the user to deselect the device when desired. If any one of these three is not asserted when ADV/LD is low, no new memory operation can be initiated.

Pin Description Summary

| Pin Name | Function | Type | Notes |
|-------------------------|--|--------|--------------|
| A0-A19 | Address Inputs | Input | Synchronous |
| CE1, CE2, CE3 | Chip Enables | Input | Synchronous |
| OE | Output Enable | Input | Asynchronous |
| R/W | Read/Write Signal | Input | Synchronous |
| CEN | Clock Enable | Input | Synchronous |
| BW1, BW2, BW3, BW4 | Individual Byte Write Selects | Input | Synchronous |
| CLK | Clock | Input | N/A |
| ADV/LD | Advance burst address / Load new address | Input | Synchronous |
| LBO | Linear / Interleaved Burst Order | Input | Static |
| TMS | Test Mode Select | Input | N/A |
| TDI | Test Data Input | Input | N/A |
| TCK | Test Clock | Input | N/A |
| TDO | Test Data Output | Output | N/A |
| TRST | JTAG Reset (Optional) | Input | Asynchronous |
| ZZ | Sleep Mode | Input | Synchronous |
| I/O0-I/O31, I/OP1-I/OP4 | Data Input / Output | IO | Synchronous |
| VDD, VDDQ | Core Power, I/O Power | Supply | Static |
| VSS | Ground | Supply | Static |

5313 b1 01

OCTOBER 2008

Description (cont.)

However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state two cycles after the chip is deselected or a write is initiated.

The IDT71T75602/802 have an on-chip burst counter. In the burst mode, the IDT71T75602/802 can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the LBO input pin. The LBO pin selects between linear and

interleaved burst sequence. The ADV/LD signal is used to load a new external address (ADV/LD = LOW) or increment the internal burst counter (ADV/LD = HIGH).

The IDT71T75602/802 SRAMs utilize IDT's latest high-performance 2.5V CMOS process, and are packaged in a JEDEC Standard 14mm x 20mm 100pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA)

Pin Definitions⁽¹⁾



| Symbol | Pin Function | I/O | Active | Description |
|-----------------------|-------------------------------|-----|--------|--|
| A0-A19 | Address Inputs | I | N/A | Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK ADV/LD low, CEN low, and true chip enables. |
| ADV/LD | Advance / Load | I | N/A | ADV/LD is a synchronous input that is used to load the internal registers with new address and control when it is sampled low at the rising edge of clock with the chip selected. When ADV/LD is low with the chip deselected, any burst in progress is terminated. When ADV/LD is sampled high then the internal burst counter is advanced for any burst that was in progress. The external addresses are ignored when ADV/LD is sampled high. |
| R/W | Read / Write | I | N/A | R/W signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place two clock cycles later. |
| CEN | Clock Enable | I | LOW | Synchronous Clock Enable Input. When CEN is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of CEN sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, CEN must be sampled low at rising edge of clock. |
| BW1-BW4 | Individual Byte Write Enables | I | LOW | Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load/write cycles (when R/W and ADV/LD are sampled low) the appropriate byte write signal (BW1-BW4) must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when R/W is sampled high. The appropriate byte(s) of data are written into the device two cycles later. BW1-BW4 can all be tied low if always doing write to the entire 36-bit word. |
| CE1 CE2 | Chip Enables | I | LOW | Synchronous active low chip enable. CE1 and CE2 are used with CE2 to enable the IDT71T75602/802 (CE1 or CE2 sampled high or CE2 sampled low) and ADV/LD low at the rising edge of clock, initiates a deselect cycle. The ZBT™ has a two cycle deselect, i.e., the data bus will tri-state two clock cycles after deselect is initiated. |
| CE2 | Chip Enable | I | HIGH | Synchronous active high chip enable. CE2 is used with CE1 and CE2 to enable the chip. CE2 has inverted polarity but otherwise identical to CE1 and CE2. |
| CLK | Clock | I | N/A | This is the clock input to the IDT71T75602/802. Except for OE all timing references for the device are made with respect to the rising edge of CLK. |
| VO0-V031 V0P1-V0P4 | Data Input/Output | I/O | N/A | Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK. |
| LBO | Linear Burst Order | I | LOW | Burst order selection input. When LBO is high the interleaved burst sequence is selected. When LBO is low the Linear burst sequence is selected. LBO is a static input and it must not change during device operation. |
| OE | Output Enable | I | LOW | Asynchronous output enable. OE must be low to read data from the 71T75602/802. When OE is high the I/O pins are in a high-impedance state. OE does not need to be actively controlled for read and write cycles. In normal operation, OE can be tied low. |
| TMS | Test Mode Select | I | N/A | Gives input command for TAP controller. Sampled on rising edge of TCK. This pin has an internal pullup. |
| TDI | Test Data Input | I | N/A | Serial input of registers placed between TDI and TDO. Sampled on rising edge of TCK. This pin has an internal pullup. |
| TCK | Test Clock | I | N/A | Clock input of TAP controller. Each TAP event is clocked. Test inputs are captured on rising edge of TCK while test outputs are driven from the falling edge of TCK. This pin has an internal pullup. |
| TDO | Test Data Output | O | N/A | Serial output of registers placed between TDI and TDO. This output is active depending on the state of the TAP controller. |
| TRST | JTAG Reset (Optional) | I | LOW | Optional asynchronous JTAG reset. Can be used to reset the TAP controller but not required. JTAG reset occurs automatically at power up and also resets using TMS and TCK per IEEE 1149.1. If not used TRST can be left floating. This pin has an internal pullup. Only available in BGA package. |
| ZZ | Sleep Mode | I | HIGH | Synchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71T75602/802 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. This pin has an internal pulldown. |
| Vdd | Power Supply | N/A | N/A | 2.5V core power supply. |
| Vddo | Power Supply | N/A | N/A | 2.5V I/O Supply. |
| Vss | Ground | N/A | N/A | Ground. |

NOTE:

1 All synchronous inputs must meet specified setup and hold times with respect to CLK

5313 61 02

Functional Block Diagram



Recommended DC Operating Conditions

| Symbol | Parameter | Min | Typ | Max | Unit |
|--------|-----------------------------|---------------------|-----|----------|------|
| VDD | Core Supply Voltage | 2.375 | 2.5 | 2.625 | V |
| VDDQ | I/O Supply Voltage | 2.375 | 2.5 | 2.625 | V |
| Vss | Ground | 0 | 0 | 0 | V |
| VIH | Input High Voltage - Inputs | 1.7 | — | VDD+0.3 | V |
| VIH | Input High Voltage - I/O | 1.7 | — | VDDQ+0.3 | V |
| VIL | Input Low Voltage | -0.3 ⁽¹⁾ | — | 0.7 | V |

5313tbl03

NOTE:

1 VIL (min) = -0.8V for pulse width less than t_{CYC}/2, once per cycle

Recommended Operating Temperature and Supply Voltage


| Grade | Ambient Temperature ⁽¹⁾ | Vss | VDD | VDDQ |
|------------|------------------------------------|-----|-----------|-----------|
| Commercial | 0° C to +70° C | OV | 2.5V ± 5% | 2.5V ± 5% |
| Industrial | -40° C to +85° C | OV | 2.5V ± 5% | 2.5V ± 5% |

NOTE:

1 During production testing the case temperature equals the ambient temperature

5313tbl06

Pin Configuration — 512K x 36




5313dw02

Top View 100 TQFP

NOTES:

- Pins 14, 16 and 66 do not have to be connected directly to Vdd as long as the input voltage is $\geq V_{IH}$
- Pins 38, 39 and 43 will be pulled internally to Vdd if not actively driven. To disable the TAP controller without interfering with normal operation several settings are possible. Pins 38, 39 and 43 could be tied to Vdd or Vss and pin 42 should be left unconnected. Or all JTAG inputs (TMS, TDI and TCK) pins 38, 39 and 43 could be left unconnected. "NC" and the JTAG circuit will remain disabled from power up.
- Pin 43 is reserved for the 36M address. JTAG is not offered in the 100-pin TQFP package for the 36M ZBT device

Pin Configuration — 1Mx 18



**Top View
100 TQFP**

NOTES:

- 1 Pins 14, 16, and 66 do not have to be connected directly to Vdd as long as the input voltage is $\geq V_{IH}$
 - 2 Pins 38, 39 and 43 will be pulled internally to Vdd if not actively driven To disable the TAP controller without interfering with normal operation, several settings are possible Pins 38, 39 and 43 could be tied to Vdd or Vss and pin 42 should be left unconnected Or all JTAG inputs (TMS, TDI and TCK) pins 38, 39 and 43 could be left unconnected "NC" and the JTAG circuit will remain disabled from power up
 - 3 Pin 43 is reserved for the 36M address JTAG is not offered in the 100-pin TQFP package for the 36M ZBT device

100-Pin TQFP Capacitance (TA = +25°C, f = 1.0MHz)

| Symbol | Parameter ⁽¹⁾ | Conditions | Max. | Unit |
|-----------------|--------------------------|------------------------|------|------|
| C _{IN} | Input Capacitance | V _{IN} = 3dV | 5 | pF |
| C _{IO} | I/O Capacitance | V _{OUT} = 3dV | 7 | pF |

119 BGA Capacitance (TA = +25°C, f = 1.0MHz)

| Symbol | Parameter ⁽¹⁾ | Conditions | Max. | Unit |
|-----------------|--------------------------|------------------------|------|------|
| C _{IN} | Input Capacitance | V _{IN} = 3dV | 7 | pF |
| C _{IO} | I/O Capacitance | V _{OUT} = 3dV | 7 | pF |

Absolute Maximum Ratings⁽¹⁾

| Symbol | Rating | Commercial | Industrial | Unit |
|------------------------|--------------------------------------|-------------------|-------------------|------|
| VTERM ⁽²⁾ | Terminal Voltage with Respect to GND | -0.5 to +3.6 | -0.5 to +3.6 | V |
| VTERM ^(3,6) | Terminal Voltage with Respect to GND | -0.5 to VDD | -0.5 to VDD | V |
| VTERM ^(4,5) | Terminal Voltage with Respect to GND | -0.5 to VDD +0.5 | -0.5 to VDD +0.5 | V |
| VTERM ^(5,6) | Terminal Voltage with Respect to GND | -0.5 to VDDQ +0.5 | -0.5 to VDDQ +0.5 | V |
| TA ⁽⁷⁾ | Operating Ambient Temperature | 0 to +70 | -40 to +85 | °C |
| TUBS | Temperature Under Bias | -55 to +125 | -55 to +125 | °C |
| TSTG | Storage Temperature | -55 to +125 | -55 to +125 | °C |
| Pr | Power Dissipation | 2.0 | 2.0 | W |
| IOUT | DC Output Current | 50 | 50 | mA |

NOTES:

- NOTE:**

 - 1 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
 - 2 V_{DD} terminals only.
 - 3 V_{DDQ} terminals only.
 - 4 Input terminals only.
 - 5 I/O terminals only.
 - 6 This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed V_{DDQ} during power supply ramp up.
 - 7 During production testing, the case temperature equals T_A.

165 fBGA Capacitance (TA = +25°C, f = 1.0MHz)

| Symbol | Parameter ⁽¹⁾ | Conditions | Max. | Unit |
|-----------------|--------------------------|------------------------|------|------|
| C _{IN} | Input Capacitance | V _{IN} = 3dV | 7 | pF |
| C _{IO} | I/O Capacitance | V _{OUT} = 3dV | 7 | pF |

6010-11-03

(TA = +25°C, f = 1.0MHz)

Figure 1. (Continued)

NOTE:

Note: This parameter is guaranteed by device characterization, but not production tested.

Pin Configuration — 512K X 36, 119 BGA^(1,2)

Top View

| A | VDDQ | A ₆ | A ₄ | A ₁₈ | A ₈ | A ₁₆ | VDDQ |
|---|-------------------|-----------------------|-----------------------|-----------------------|-----------------------|--------------------------|-------------------|
| B | NC | CE ₂ | A ₃ | ADV/LD | A ₉ | CE ₂ | NC |
| C | NC | A ₇ | A ₂ | VDD | A ₁₂ | A ₁₅ | NC |
| D | I/O ₁₆ | I/O _{P3} | VSS | NC | VSS | I/O _{P2} | I/O ₁₅ |
| E | I/O ₁₇ | I/O ₁₈ | VSS | CE ₁ | VSS | I/O ₁₃ | I/O ₁₄ |
| F | VDDQ | I/O ₁₉ | VSS | OE | VSS | I/O ₁₂ | VDDQ |
| G | I/O ₂₀ | I/O ₂₁ | BW ₃ | A ₁₇ | BW ₂ | I/O ₁₁ | I/O ₁₀ |
| H | I/O ₂₂ | I/O ₂₃ | VSS | R/W | VSS | I/O ₉ | I/O ₈ |
| J | VDDQ | VDD | VDD ⁽¹⁾ | VDD | VDD ⁽¹⁾ | VDD | VDDQ |
| K | I/O ₂₄ | I/O ₂₆ | VSS | CLK | VSS | I/O ₈ | I/O ₇ |
| L | I/O ₂₅ | I/O ₂₇ | BW ₄ | NC | BW ₁ | I/O ₄ | I/O ₅ |
| M | VDDQ | I/O ₂₈ | VSS | CE ₁ | VSS | I/O ₃ | VDDQ |
| N | I/O ₂₉ | I/O ₃₀ | VSS | A ₁ | VSS | I/O ₂ | I/O ₁ |
| P | I/O ₃₁ | I/O _{P4} | VSS | A ₉ | VSS | I/O _{P1} | I/O ₆ |
| R | NC | A ₅ | LBO | VDD | VDD ⁽¹⁾ | A ₁₃ | NC |
| T | NC | NC | A ₁₀ | A ₁₁ | A ₁₄ | NC ⁽³⁾ | ZZ |
| U | VDDQ | NC/TMS ⁽²⁾ | NC/TDI ⁽²⁾ | NC/TCK ⁽²⁾ | NC/TDO ⁽²⁾ | NC/TRST ^(2,4) | VDDQ |

5313tbl 25

Pin Configuration — 1M X 18, 119 BGA^(1,2)

Top View

| 1 | 2 | 3 | 4 | 5 | 6 | 7 | |
|---|-------------------|-----------------------|-----------------------|-----------------------|-----------------------|--------------------------|------------------|
| A | VDDQ | A ₆ | A ₄ | A ₁₉ | A ₈ | A ₁₆ | VDDQ |
| B | NC | CE ₂ | A ₃ | ADV/LD | A ₉ | CE ₂ | NC |
| C | NC | A ₇ | A ₂ | VDD | A ₁₃ | A ₁₇ | NC |
| D | I/O ₈ | NC | VSS | NC | VSS | I/O _{P1} | NC |
| E | NC | I/O ₉ | VSS | CE ₁ | VSS | NC | I/O ₇ |
| F | VDDQ | NC | VSS | OE | VSS | I/O ₆ | VDDQ |
| G | NC | I/O ₁₀ | BW ₂ | A ₁₈ | VSS | NC | I/O ₅ |
| H | I/O ₁₁ | NC | VSS | R/W | VSS | I/O ₄ | NC |
| J | VDDQ | VDD | VDD ⁽¹⁾ | VDD | VDD ⁽¹⁾ | VDD | VDDQ |
| K | NC | I/O ₁₂ | VSS | CLK | VSS | NC | I/O ₃ |
| L | I/O ₁₃ | NC | VSS | NC | BW ₁ | I/O ₂ | NC |
| M | VDDQ | I/O ₁₄ | VSS | CE ₁ | VSS | NC | VDDQ |
| N | I/O ₁₅ | NC | VSS | A ₁ | VSS | I/O ₁ | NC |
| P | NC | I/O _{P2} | VSS | A ₉ | VSS | NC | I/O ₆ |
| R | NC | A ₅ | LBO | VDD | VDD ⁽¹⁾ | A ₁₂ | NC |
| T | NC | A ₁₀ | A ₁₅ | NC ⁽³⁾ | A ₁₄ | A ₁₁ | ZZ |
| U | VDDQ | NC/TMS ⁽²⁾ | NC/TDI ⁽²⁾ | NC/TCK ⁽²⁾ | NC/TDO ⁽²⁾ | NC/TRST ^(2,4) | VDDQ |

5313tbl 25a

NOTES:

- J3, R5, and J5 do not have to be directly connected to VDD as long as the input voltage is $\geq V_{IH}$
- U2 U3 U4 and U6 will be pulled internally to VDD if not actively driven To disable the TAP controller without interfering with normal operation, several settings are possible U2 U3 U4 and U6 could be tied to VDD or VSS and U5 should be left unconnected Or all JTAG inputs(TMS, TDI and TCK and TRST) U2 U3, U4 and U6 could be left unconnected "NC" and the JTAG circuit will remain disabled from power up.
- The 36M address will be ball T6 (for the 512K x 36 device) and ball T4 (for the 1M x 18 device)
- TRST is offered as an optional JTAG reset if required in the application If not needed can be left floating and will internally be pulled to VDD

Synchronous Truth Table⁽¹⁾

| CEN | R/W | Chip ⁽⁵⁾ Enable | ADV/LD | BWx | ADDRESS USED | PREVIOUS CYCLE | CURRENT CYCLE | I/O (2 cycles later) |
|-----|-----|-------------------------------|--------|-------|-----------------|-----------------------------|---|-------------------------|
| L | L | Select | L | Valid | External | X | LOAD WRITE | D ⁽⁷⁾ |
| L | H | Select | L | X | External | X | LOAD READ | Q ⁽⁷⁾ |
| L | X | X | H | Valid | Internal | LOAD WRITE / BURST WRITE | BURST WRITE (Advance burst counter) ⁽²⁾ | D ⁽⁷⁾ |
| L | X | X | H | X | Internal | LOAD READ / BURST READ | BURST READ (Advance burst counter) ⁽²⁾ | Q ⁽⁷⁾ |
| L | X | Deselect | L | X | X | X | DESELECT or STOP ⁽⁶⁾ | HiZ |
| L | X | X | H | X | X | DESELECT / NOOP | NOOP | HiZ |
| H | X | X | X | X | X | X | SUSPEND ⁽⁴⁾ | Previous Value |

5313 b1 08

NOTES:

- 1 L = V_{IL}, H = V_{IH}, X = Don't Care
- 2 When ADV/LD signal is sampled high, the internal burst counter is incremented. The R/W signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the R/W signal when the first address is loaded at the beginning of the burst cycle.
- 3 Deselect cycle is initiated when either (\overline{CE}_1 , or \overline{CE}_2 is sampled high or CE_2 is sampled low) and ADV/LD is sampled low at rising edge of clock. The data bus will tri-state two cycles after deselect is initiated
- 4 When CEN is sampled high at the rising edge of clock, that clock edge is blocked from propagating through the part. The state of all the internal registers and the I/Os remains unchanged
- 5 To select the chip requires $\overline{CE}_1 = L$, $\overline{CE}_2 = L$, $CE_2 = H$ on these chip enables. Chip is deselected if any one of the chip enables is false
- 6 Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up
- 7 Q - Data read from the device D - data written to the device

Partial Truth Table for Writes⁽¹⁾

| OPERATION | R/W | BW ₁ | BW ₂ | BW ₃ ⁽³⁾ | BW ₄ ⁽³⁾ |
|--|-----|-----------------|-----------------|--------------------------------|--------------------------------|
| READ | H | X | X | X | X |
| WRITE ALL BYTES | L | L | L | L | L |
| WRITE BYTE 1 (I/O[0:7], I/Op ₁) ⁽²⁾ | L | L | H | H | H |
| WRITE BYTE 2 (I/O[8:15], I/Op ₂) ⁽²⁾ | L | H | L | H | H |
| WRITE BYTE 3 (I/O[16:23], I/Op ₃) ^(2,3) | L | H | H | L | H |
| WRITE BYTE 4 (I/O[24:31], I/Op ₄) ^(2,3) | L | H | H | H | L |
| NO WRITE | L | H | H | H | H |

5313 b1 09

NOTES:

- 1 L = V_{IL}, H = V_{IH}, X = Don't Care
- 2 Multiple bytes may be selected during the same cycle
- 3 N/A for X18 configuration

Interleaved Burst Sequence Table (LBO=VDD)

| | Sequence 1 | | Sequence 2 | | Sequence 3 | | Sequence 4 | |
|-------------------------------|------------|----|------------|----|------------|----|------------|----|
| | A1 | A0 | A1 | A0 | A1 | A0 | A1 | A0 |
| First Address | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| Second Address | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |
| Third Address | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| Fourth Address ⁽¹⁾ | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |

5313tbl 10

NOTE:

- 1 Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting


Linear Burst Sequence Table (LBO=Vss)

| | Sequence 1 | | Sequence 2 | | Sequence 3 | | Sequence 4 | |
|-------------------------------|------------|----|------------|----|------------|----|------------|----|
| | A1 | A0 | A1 | A0 | A1 | A0 | A1 | A0 |
| First Address | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| Second Address | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| Third Address | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| Fourth Address ⁽¹⁾ | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |

5313tbl 11

NOTE:

- 1 Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting

Functional Timing Diagram⁽¹⁾

5313drw 03

NOTES:

- 1 This assumes CEN, CE1, CE2, CE2̄ are all true
2 All Address, Control and Data_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data_Out is valid after a clock-to-data delay from the rising edge of clock

Device Operation - Showing Mixed Load, Burst, Deselect and NOOP Cycles⁽²⁾

| Cycle | Address | R/W | ADV/LD | \overline{CE}^1 | CEN | \overline{BWx} | \overline{OE} | I/O | Comments |
|-------|----------------|-----|--------|-------------------|-----|------------------|-----------------|------------------|------------------|
| n | A ₀ | H | L | L | L | X | X | X | Load read |
| n+1 | X | X | H | X | L | X | X | X | Burst read |
| n+2 | A ₁ | H | L | L | L | X | L | Q ₀ | Load read |
| n+3 | X | X | L | H | L | X | L | Q ₀₊₁ | Deselect or STOP |
| n+4 | X | X | H | X | L | X | L | Q ₁ | NOOP |
| n+5 | A ₂ | H | L | L | L | X | X | Z | Load read |
| n+6 | X | X | H | X | L | X | X | Z | Burst read |
| n+7 | X | X | L | H | L | X | L | Q ₂ | Deselect or STOP |
| n+8 | A ₃ | L | L | L | L | L | L | Q ₂₊₁ | Load write |
| n+9 | X | X | H | X | L | L | X | Z | Burst write |
| n+10 | A ₄ | L | L | L | L | L | X | D ₃ | Load write |
| n+11 | X | X | L | H | L | X | X | D ₃₊₁ | Deselect or STOP |
| n+12 | X | X | H | X | L | X | X | D ₄ | NOOP |
| n+13 | A ₅ | L | L | L | L | L | X | Z | Load write |
| n+14 | A ₆ | H | L | L | L | X | X | Z | Load read |
| n+15 | A ₇ | L | L | L | L | L | X | D ₅ | Load write |
| n+16 | X | X | H | X | L | L | L | Q ₆ | Burst write |
| n+17 | A ₈ | H | L | L | L | X | X | D ₇ | Load read |
| n+18 | X | X | H | X | L | X | X | D ₇₊₁ | Burst read |
| n+19 | A ₉ | L | L | L | L | L | L | Q ₈ | Load write |

NOTES:

- 1 $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.
- 2 H = High; L = Low; X = Don't Care; Z = High Impedance

5313tbl 12

Read Operation⁽¹⁾

| Cycle | Address | R/W | ADV/LD | \overline{CE}^2 | CEN | \overline{BWx} | \overline{OE} | I/O | Comments |
|-------|----------------|-----|--------|-------------------|-----|------------------|-----------------|----------------|---|
| n | A ₀ | H | L | L | L | X | X | X | Address and Control meet setup |
| n+1 | X | X | X | X | L | X | X | X | Clock Setup Valid |
| n+2 | X | X | X | X | X | X | L | Q ₀ | Contents of Address A ₀ Read Out |

NOTES:

- 1 H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2 $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

5313tbl 13

Burst Read Operation⁽¹⁾

| Cycle | Address | R/W | ADV/LD | $\overline{CE}^{(2)}$ | \overline{CEN} | \overline{BWx} | \overline{OE} | I/O | Comments |
|-------|----------------|-----|--------|-----------------------|------------------|------------------|-----------------|------------------|--|
| n | A ₀ | H | L | L | L | X | X | X | Address and Control meet setup |
| n+1 | X | X | H | X | L | X | X | X | Clock Setup Valid, Advance Counter |
| n+2 | X | X | H | X | L | X | L | Q ₀ | Address A ₀ Read Out, Inc. Count |
| n+3 | X | X | H | X | L | X | L | Q ₀₊₁ | Address A ₀₊₁ Read Out, Inc. Count |
| n+4 | X | X | H | X | L | X | L | Q ₀₊₂ | Address A ₀₊₂ Read Out, Inc. Count |
| n+5 | A ₁ | H | L | L | L | X | L | Q ₀₊₃ | Address A ₀₊₃ Read Out, Load A ₁ |
| n+6 | X | X | H | X | L | X | L | Q ₀ | Address A ₀ Read Out, Inc. Count |
| n+7 | X | X | H | X | L | X | L | Q ₁ | Address A ₁ Read Out, Inc. Count |
| n+8 | A ₂ | H | L | L | L | X | L | Q ₁₊₁ | Address A ₁₊₁ Read Out, Load A ₂ |

5313 btl 14

NOTES:

1 H = High; L = Low; X = Don't Care; Z = High Impedance

2 $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

Write Operation⁽¹⁾

| Cycle | Address | R/W | ADV/LD | $\overline{CE}^{(2)}$ | \overline{CEN} | \overline{BWx} | \overline{OE} | I/O | Comments |
|-------|----------------|-----|--------|-----------------------|------------------|------------------|-----------------|----------------|---------------------------------|
| n | A ₀ | L | L | L | L | L | X | X | Address and Control meet setup |
| n+1 | X | X | X | X | L | X | X | X | Clock Setup Valid |
| n+2 | X | X | X | X | L | X | X | D ₀ | Write to Address A ₀ |

5313 btl 15

NOTES:

1 H = High; L = Low; X = Don't Care; Z = High Impedance

2 $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

Burst Write Operation⁽¹⁾

| Cycle | Address | R/W | ADV/LD | $\overline{CE}^{(2)}$ | \overline{CEN} | \overline{BWx} | \overline{OE} | I/O | Comments |
|-------|----------------|-----|--------|-----------------------|------------------|------------------|-----------------|------------------|---|
| n | A ₀ | L | L | L | L | L | X | X | Address and Control meet setup |
| n+1 | X | X | H | X | L | L | X | X | Clock Setup Valid, Inc. Count |
| n+2 | X | X | H | X | L | L | X | D ₀ | Address A ₀ Write, Inc. Count |
| n+3 | X | X | H | X | L | L | X | D ₀₊₁ | Address A ₀₊₁ Write, Inc. Count |
| n+4 | X | X | H | X | L | L | X | D ₀₊₂ | Address A ₀₊₂ Write, Inc. Count |
| n+5 | A ₁ | L | L | L | L | L | X | D ₀₊₃ | Address A ₀₊₃ Write, Load A ₁ |
| n+6 | X | X | H | X | L | L | X | D ₀ | Address A ₀ Write, Inc. Count |
| n+7 | X | X | H | X | L | L | X | D ₁ | Address A ₁ Write, Inc. Count |
| n+8 | A ₂ | L | L | L | L | L | X | D ₁₊₁ | Address A ₁₊₁ Write, Load A ₂ |

5313 btl 16

NOTES:

1 H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance

2 $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

Read Operation with Clock Enable Used⁽¹⁾

| Cycle | Address | R/W | ADV/LD | $\overline{CE}^{(2)}$ | CEN | \overline{BW}_x | \overline{OE} | I/O | Comments |
|-------|----------------|-----|--------|-----------------------|-----|-------------------|-----------------|----------------|---|
| n | A ₀ | H | L | L | L | X | X | X | Address and Control meet setup |
| n+1 | X | X | X | X | H | X | X | X | Clock n+1 Ignored |
| n+2 | A ₁ | H | L | L | L | X | X | X | Clock Valid |
| n+3 | X | X | X | X | H | X | L | Q ₀ | Clock Ignored. Data Q ₀ is on the bus. |
| n+4 | X | X | X | X | H | X | L | Q ₀ | Clock Ignored. Data Q ₀ is on the bus. |
| n+5 | A ₂ | H | L | L | L | X | L | Q ₀ | Address A ₀ Read out (bus trans.) |
| n+6 | A ₃ | H | L | L | L | X | L | Q ₁ | Address A ₁ Read out (bus trans.) |
| n+7 | A ₄ | H | L | L | L | X | L | Q ₂ | Address A ₂ Read out (bus trans.) |

5313tbl 17

NOTES:

1 H = High; L = Low; X = Don't Care; Z = High Impedance.

2 $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

Write Operation with Clock Enable Used⁽¹⁾

| Cycle | Address | R/W | ADV/LD | $\overline{CE}^{(2)}$ | CEN | \overline{BW}_x | \overline{OE} | I/O | Comments |
|-------|----------------|-----|--------|-----------------------|-----|-------------------|-----------------|----------------|---------------------------------|
| n | A ₀ | L | L | L | L | L | X | X | Address and Control meet setup. |
| n+1 | X | X | X | X | H | X | X | X | Clock n+1 Ignored. |
| n+2 | A ₁ | L | L | L | L | L | X | X | Clock Valid. |
| n+3 | X | X | X | X | H | X | X | X | Clock Ignored |
| n+4 | X | X | X | X | H | X | X | X | Clock Ignored. |
| n+5 | A ₂ | L | L | L | L | L | X | D ₀ | Write Data D ₀ |
| n+6 | A ₃ | L | L | L | L | L | X | D ₁ | Write Data D ₁ |
| n+7 | A ₄ | L | L | L | L | L | X | D ₂ | Write Data D ₂ |

5313tbl 18

NOTES:

1 H = High; L = Low; X = Don't Care; Z = High Impedance.

2 $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

Read Operation with Chip Enable Used⁽¹⁾

| Cycle | Address | R/W | ADV/LD | $\overline{CE}^{(2)}$ | CEN | BWx | \overline{OE} | I/O ⁽³⁾ | Comments |
|-------|----------------|-----|--------|-----------------------|-----|-----|-----------------|--------------------|--|
| n | X | X | L | H | L | X | X | ? | Deselected |
| n+1 | X | X | L | H | L | X | X | ? | Deselected |
| n+2 | A ₀ | H | L | L | L | X | X | Z | Address and Control meet setup. |
| n+3 | X | X | L | H | L | X | X | Z | Deselected or STOP. |
| n+4 | A ₁ | H | L | L | L | X | L | Q ₀ | Address A ₀ Read out. Load A ₁ . |
| n+5 | X | X | L | H | L | X | X | Z | Deselected or STOP. |
| n+6 | X | X | L | H | L | X | L | Q ₁ | Address A ₁ Read out. Deselected. |
| n+7 | A ₂ | H | L | L | L | X | X | Z | Address and control meet setup. |
| n+8 | X | X | L | H | L | X | X | Z | Deselected or STOP. |
| n+9 | X | X | L | H | L | X | L | Q ₂ | Address A ₂ Read out. Deselected. |

5313tbl 19

NOTES:

1 H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance

2 \overline{CE} = L is defined as $\overline{CE}_1 = L$ $\overline{CE}_2 = L$ and $CE_2 = H$ \overline{CE} = H is defined as $\overline{CE}_1 = H$ $\overline{CE}_2 = H$ or $CE_2 = L$

3 Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up

Write Operation with Chip Enable Used⁽¹⁾

| Cycle | Address | R/W | ADV/LD | $\overline{CE}^{(2)}$ | CEN | BWx | \overline{OE} | I/O | Comments |
|-------|----------------|-----|--------|-----------------------|-----|-----|-----------------|----------------|--|
| n | X | X | L | H | L | X | X | ? | Deselected. |
| n+1 | X | X | L | H | L | X | X | ? | Deselected. |
| n+2 | A ₀ | L | L | L | L | L | X | Z | Address and Control meet setup. |
| n+3 | X | X | L | H | L | X | X | Z | Deselected or STOP. |
| n+4 | A ₁ | L | L | L | L | L | X | D ₀ | Address Do Write in. Load A ₁ . |
| n+5 | X | X | L | H | L | X | X | Z | Deselected or STOP. |
| n+6 | X | X | L | H | L | X | X | D ₁ | Address D ₁ Write in. Deselected. |
| n+7 | A ₂ | L | L | L | L | L | X | Z | Address and control meet setup. |
| n+8 | X | X | L | H | L | X | X | Z | Deselected or STOP. |
| n+9 | X | X | L | H | L | X | X | D ₂ | Address D ₂ Write in. Deselected. |

5313tbl 20

NOTES:

1 H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance

2 \overline{CE} = L is defined as $\overline{CE}_1 = L$ $\overline{CE}_2 = L$ and $CE_2 = H$ \overline{CE} = H is defined as $\overline{CE}_1 = H$ $\overline{CE}_2 = H$ or $CE_2 = L$

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ($V_{DD} = 2.5V \pm 5\%$)

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
|------------|---|---|------|------|---------|
| $ I_{IL} $ | Input Leakage Current | $V_{DD} = \text{Max}$, $V_{IN} = 0V$ to V_{DD} | — | 5 | μA |
| $ I_{LJ} $ | LBO, JTAG and ZZ Input Leakage Current ⁽¹⁾ | $V_{DD} = \text{Max}$, $V_{IN} = 0V$ to V_{DD} | — | 30 | μA |
| $ I_{LO} $ | Output Leakage Current | $V_{OUT} = 0V$ to V_{DD} , Device Deselected | — | 5 | μA |
| V_{OL} | Output Low Voltage | $I_{OL} = +6mA$, $V_{DD} = \text{Min}$ | — | 0.4 | V |
| V_{OH} | Output High Voltage | $I_{OH} = -6mA$, $V_{DD} = \text{Min}$ | 2.0 | — | V |

NOTE:

1 The LBO TMS TDI, TCK and TRST pins will be internally pulled to V_{DD} and the ZZ pin will be internally pulled to V_{SS} if they are not actively driven in the application

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾ ($V_{DD} = 2.5V \pm 5\%$)

| Symbol | Parameter | Test Conditions | 200MHz | | 166MHz | | 150MHz | | 133MHz | | 100MHz | | Unit |
|-----------|------------------------------------|---|--------|-----|--------|-----|--------|-----|--------|-----|--------|-----|------|
| | | | Com'l | Ind | |
| I_{DD} | Operating Power Supply Current | Device Selected, Outputs Open $ADV/LD = X$ $V_{DD} = \text{Max}$ $V_{IN} \geq V_{IH}$ or $\leq V_{IL}$, $f = f_{MAX}^{(2)}$ | 275 | 295 | 245 | 265 | 215 | 235 | 195 | 215 | 175 | 195 | mA |
| I_{SB1} | CMOS Standby Power Supply Current | Device Deselected, Outputs Open, $V_{DD} = \text{Max}$, $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$ $f = 0^{(2,3)}$ | 40 | 60 | 40 | 60 | 40 | 60 | 40 | 60 | 40 | 60 | mA |
| I_{SB2} | Clock Running Power Supply Current | Device Deselected, Outputs Open $V_{DD} = \text{Max}$ $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$ $f = f_{MAX}^{(2,3)}$ | 80 | 100 | 70 | 90 | 60 | 80 | 50 | 70 | 45 | 65 | mA |
| I_{SB3} | Idle Power Supply Current | Device Selected, Outputs Open, $CEN \geq V_{IH}$ $V_{DD} = \text{Max}$ $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$, $f = f_{MAX}^{(2,3)}$ | 60 | 80 | 60 | 80 | 60 | 80 | 60 | 80 | 60 | 80 | mA |
| I_{ZZ} | Full Sleep Mode Supply Current | Device Selected, Outputs Open: $CEN \leq V_{IH}$ $V_{DD} = \text{Max}$ $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$, $f = f_{MAX}^{(2,3)}$, $ZZ \geq V_{HD}$ | 40 | 60 | 40 | 60 | 40 | 60 | 40 | 60 | 40 | 60 | mA |

NOTES:

- 1 All values are maximum guaranteed values
 2 At $f = f_{MAX}$ inputs are cycling at the maximum frequency of read cycles of $1/t_{CYC}$; $f=0$ means no input lines are changing
 3 For I/Os $V_{HD} = V_{DDQ} - 0.2V$ $V_{LD} = 0.2V$ For other inputs $V_{HD} = V_{DD} - 0.2V$ $V_{LD} = 0.2V$

5313 tbl 22

AC Test Load




Figure 1. AC Test Load

AC Test Conditions

| | |
|--------------------------------|---------------|
| Input Pulse Levels | 0 to 2.5V |
| Input Rise/Fall Times | 2ns |
| Input Timing Reference Levels | $(V_{DDQ}/2)$ |
| Output Timing Reference Levels | $(V_{DDQ}/2)$ |
| AC Test Load | See Figure 1 |

5313 tbl 23




Figure 2. Lumped Capacitive Load, Typical Derating

AC Electrical Characteristics (V_{DD} = 2.5V +/-5%, Commercial and Industrial Temperature Ranges)


| Symbol | Parameter | 200MHz | | 166MHz | | 150MHz | | 133MHz | | 100MHz | | Unit |
|-------------------------------------|------------------------------------|--------|------|--------|------|--------|------|--------|------|--------|------|------|
| | | Min. | Max. | |
| t _{CYC} | Clock Cycle Time | 5 | — | 6 | — | 6.7 | — | 7.5 | — | 10 | — | ns |
| t _F ⁽¹⁾ | Clock Frequency | — | 200 | — | 166 | — | 150 | — | 133 | — | 100 | MHz |
| t _{CH} ⁽²⁾ | Clock High Pulse Width | 1.8 | — | 1.8 | — | 2.0 | — | 2.2 | — | 3.2 | — | ns |
| t _{CL} ⁽²⁾ | Clock Low Pulse Width | 1.8 | — | 1.8 | — | 2.0 | — | 2.2 | — | 3.2 | — | ns |
| Output Parameters | | | | | | | | | | | | |
| t _{CD} | Clock High to Valid Data | — | 3.2 | — | 3.5 | — | 3.8 | — | 4.2 | — | 5 | ns |
| t _{CDC} | Clock High to Data Change | 10 | — | 10 | — | 15 | — | 15 | — | 15 | — | ns |
| t _{CLZ} ^(3,4,5) | Clock High to Output Active | 10 | — | 10 | — | 15 | — | 15 | — | 15 | — | ns |
| t _{CHZ} ^(3,4,5) | Clock High to Data High-Z | 10 | 3 | 10 | 3 | 15 | 3 | 15 | 3 | 15 | 3.3 | ns |
| t _{OE} | Output Enable Access Time | — | 3.2 | — | 3.5 | — | 3.8 | — | 4.2 | — | 5 | ns |
| t _{OLZ} ^(3,4) | Output Enable Low to Data Active | 0 | — | 0 | — | 0 | — | 0 | — | 0 | — | ns |
| t _{OHZ} ^(3,4) | Output Enable High to Data High-Z | — | 3.2 | — | 3.5 | — | 3.8 | — | 4.2 | — | 5 | ns |
| Set Up Times | | | | | | | | | | | | |
| t _{SE} | Clock Enable Setup Time | 14 | — | 15 | — | 15 | — | 17 | — | 20 | — | ns |
| t _{SA} | Address Setup Time | 14 | — | 15 | — | 15 | — | 17 | — | 20 | — | ns |
| t _{SD} | Data In Setup Time | 14 | — | 15 | — | 15 | — | 17 | — | 20 | — | ns |
| t _{SW} | Read/Write (R/W) Setup Time | 14 | — | 15 | — | 15 | — | 17 | — | 20 | — | ns |
| t _{SADV} | Advance/Load (ADV/LD) Setup Time | 14 | — | 15 | — | 15 | — | 17 | — | 20 | — | ns |
| t _{SCE} | Chip Enable/Select Setup Time | 14 | — | 15 | — | 15 | — | 17 | — | 2.0 | — | ns |
| t _{SB} | Byte Write Enable (BWx) Setup Time | 14 | — | 15 | — | 15 | — | 17 | — | 20 | — | ns |
| Hold Times | | | | | | | | | | | | |
| t _{EH} | Clock Enable Hold Time | 0.4 | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | — | ns |
| t _{HA} | Address Hold Time | 0.4 | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | — | ns |
| t _{HD} | Data In Hold Time | 0.4 | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | — | ns |
| t _{HW} | Read/Write (R/W) Hold Time | 0.4 | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | — | ns |
| t _{HADV} | Advance/Load (ADV/LD) Hold Time | 0.4 | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | — | ns |
| t _{HC} | Chip Enable/Select Hold Time | 0.4 | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | — | ns |
| t _{HB} | Byte Write Enable (BWx) Hold Time | 0.4 | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | — | ns |

NOTES:

- 1 t_F = 1/t_{CYC}
- 2 Measured as HIGH above 0.6V_{DDQ} and LOW below 0.4V_{DDQ}.
- 3 Transition is measured $\pm 200\text{mV}$ from steady-state
- 4 These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested
- 5 To avoid bus contention, the output buffers are designed such that t_{CHZ} (device turn-off) is faster than t_{CLZ} (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because t_{CLZ} is a Min parameter that is worse case at totally different test conditions (0 deg C, 2.625V) than t_{CHZ} which is a Max parameter (worse case at 70 deg C, 2.375V)


5313tbl24

Timing Waveform of Read Cycle^(1,2,3,4)



NOTES


1. Q(A1) represents the first output from the external address A1. Q(A2) represents the next output from the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four wordburst in the sequence defined by the state of the $\overline{\text{TBO}}$ input.
 2. CE timing transitions are identical but inverted to the $\overline{\text{CE1}}$ and $\overline{\text{CE2}}$ signals. For example, when $\overline{\text{CE1}}$ and $\overline{\text{CE2}}$ are LOW on this waveform, CE2 is HIGH.
 3. Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.
 4. RW is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the RW signal when new address and control are loaded in the SRAM.

Timing Waveform of Write Cycles^(1,2,3,4,5)

NOTES:

- D (A1) represents the first input to the external address A1. D (A2) represents the next input data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the tour word burst in the sequence defined by the state of the LB⁽¹⁾ input.
- CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
- Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.
- R/W is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM.
- Individual Byte Write signals (BW₁ - BW₄) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.


Timing Waveform of Combined Read and Write Cycles^(1,2,3)



NOTES:

- i. Q(A₁) represents the first output from the SRAM corresponding to address A₁.
2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
3. Individual Byte Write signals (BW_X) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.


Timing Waveform of CEN Operation^(1,2,3,4)



NOTES:

- i. Q(A₁) represents the first output from the external address A₁. D (A₂) represents the input data to the SRAM corresponding to address A₂.
2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
3. CEN when sampled high on the rising edge of clock will block that L-H transition of the clock from propagating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
4. Individual Byte Write signals (BW_x) must be valid on all write and burst-write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.


Timing Waveform of CS Operation^(1,2,3,4)



NOTES:

1. Q(A1) represents the first output from the external address A1. D[A3] represents the input data to the SRAM corresponding to address A3.
2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
3. CEN when sampled high on the rising edge of clock will block that L-H transition of the clock from propagating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
4. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.

JTAG Interface Specification



M5313 drw 01

NOTES:

- 1 Device inputs = All device inputs except TDI, TMS and TRST
- 2 Device outputs = All device outputs except TDO
- 3 During power up, TRST could be driven low or not be used since the JTAG circuit resets automatically. TRST is an optional JTAG reset

JTAG AC Electrical Characteristics^(1,2,3,4)

| Symbol | Parameter | | | |
|--------|-------------------------|------|------------------|-------|
| | | Min. | Max. | Units |
| tJCYC | JTAG Clock Input Period | 100 | — | ns |
| tJCH | JTAG Clock HIGH | 40 | — | ns |
| tJCL | JTAG Clock Low | 40 | — | ns |
| tJR | JTAG Clock Rise Time | — | 5 ⁽¹⁾ | ns |
| tJF | JTAG Clock Fall Time | — | 5 ⁽¹⁾ | ns |
| tJRST | JTAG Reset | 50 | — | ns |
| tJRCSR | JTAG Reset Recovery | 50 | — | ns |
| tJCD | JTAG Data Output | — | 20 | ns |
| tJDC | JTAG Data Output Hold | 0 | — | ns |
| tJS | JTAG Setup | 25 | — | ns |
| tJH | JTAG Hold | 25 | — | ns |

15313tbl 01

NOTES:

- 1 Guaranteed by design
- 2 AC Test Load (Fig. 1) on external output signals
- 3 Refer to AC Test Conditions stated earlier in this document
- 4 JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet

Scan Register Sizes

| Register Name | Bit Size |
|----------------------------|----------|
| Instruction (IR) | 4 |
| Bypass (BYR) | 1 |
| JTAG Identification (JIDR) | 32 |
| Boundary Scan (BSR) | Note (1) |

15313tbl 03

NOTE:

- 1 The Boundary Scan Descriptive Language (BSDL) file for this device is available by contacting your local IDT sales representative

JTAG Identification Register Definitions

| Instruction Field | Value | Description |
|-----------------------------------|--------------|---|
| Revision Number (31:28) | 0x2 | Reserved for version number. |
| IDT Device ID (27:12) | 0x220, 0x222 | Defines IDT part number 71T75602 and 71T75802, respectively |
| IDT JEDEC ID (11:1) | 0x33 | Allows unique identification of device vendor as IDT. |
| ID Register Indicator Bit (Bit 0) | 1 | Indicates the presence of an ID register |

IS313 Bl 02

Available JTAG Instructions


| Instruction | Description | OPCODE |
|----------------|---|--------|
| EXTEST | Forces contents of the boundary scan cells onto the device outputs ⁽¹⁾ Places the boundary scan register (BSR) between TDI and TDO | 0000 |
| SAMPLE/PRELOAD | Places the boundary scan register (BSR) between TDI and TDO SAMPLE allows data from device inputs ⁽²⁾ and outputs ⁽¹⁾ to be captured in the boundary scan cells and shifted serially through TDO PRELOAD allows data to be input serially into the boundary scan cells via the TDI | 0001 |
| DEVICE_ID | Loads the JTAG ID register (JIDR) with the vendor ID code and places the register between TDI and TDO | 0010 |
| HIGHZ | Places the bypass register (BYR) between TDI and TDO Forces all device output drivers to a High-Z state | 0011 |
| RESERVED | | 0100 |
| RESERVED | Several combinations are reserved. Do not use codes other than those identified for EXTEST, SAMPLE/PRELOAD, DEVICE_ID, HIGHZ, CLAMP, VALIDATE and BYPASS instructions | 0101 |
| RESERVED | | 0110 |
| RESERVED | | 0111 |
| CLAMP | Uses BYR Forces contents of the boundary scan cells onto the device outputs Places the bypass register (BYR) between TDI and TDO | 1000 |
| RESERVED | | 1001 |
| RESERVED | Same as above | 1010 |
| RESERVED | | 1011 |
| RESERVED | | 1100 |
| VALIDATE | Automatically loaded into the instruction register whenever the TAP controller passes through the CAPTURE-IR state. The lower two bits '01' are mandated by the IEEE std 1149.1 specification | 1101 |
| RESERVED | Same as above | 1110 |
| BYPASS | The BYPASS instruction is used to truncate the boundary scan register as a single bit in length | 1111 |

IS313 Bl 04

NOTES:

- 1 Device outputs = All device outputs except TDO
- 2 Device inputs = All device inputs except TDI TMS and TRST.

100-Pin Thin Quad Flatpack (TQFP) Package Diagram Outline




| | |
|---------------------------------|--|
| REVISIONS | |
| 1.00 | |
| DATE: 08/09/94 | |
| APPROVAL: PSC-4045 | |
| PK PACKAGE OUTLINE | |
| 14.0 X 20.0 X 1.4 mm TQFP | |
| 1.00/10 FORM | |
| MATERIAL DRAWING NO. C PSC-4045 | |
| NOT MAKE DRAWING | |
| BRIEF: 1 OF 2 | |

| JEDEC VARIATION | | |
|-----------------|-------|------|
| | DJ | NOTE |
| A | MN | NOM |
| A | — | 1.60 |
| A1 | .05 | .10 |
| A2 | .15 | 1.40 |
| D | 22.00 | BSC |
| D1 | 20.00 | BSC |
| E | 16.00 | BSC |
| E1 | 14.00 | BSC |
| N | 100 | |
| ND | 30 | |
| NE | 20 | |
| e | 65 | BSC |
| b | .22 | .32 |
| b1 | .22 | .30 |
| cce | — | 10 |
| ddd | — | 13 |

NOTES:


- 1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- 2 TOP PACKAGE MAY BE SMALLER THAN BOTTOM PACKAGE BY .15 mm
- 3 DATUMS A-B AND D-E TO BE DETERMINED AT DATUM FLANE (—H—)
- 4 DIMENSIONS D AND E ARE TO BE DETERMINED AT SEATING PLANE (—E—)
- 5 DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS .25 mm PER SIDE. D1 AND E1 ARE MAXIMUM BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH
- 6 DETAILS OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- 7 DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .05 mm IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT
- 8 EXACT SHAPE OF EACH CORNER IS OPTIONAL
- 9 THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP
- 10 ALL DIMENSIONS ARE IN MILLIMETERS
- 11 THIS OUTLINE CONFORMS TO JEDEC PUBLICATION MO-135 VARIATION DJ AND BX




| | MIN | MAX |
|----|-------|-------|
| P | 22.80 | 23.00 |
| P1 | 19.80 | 20.00 |
| P2 | 18.65 | BSC |
| Q | 16.80 | 17.00 |
| Q1 | 13.80 | 14.00 |
| Q2 | 12.35 | BSC |
| X | .30 | .50 |
| e | .65 | BSC |
| N | 100 | |

| | |
|---------------------------------|--|
| REVISIONS | |
| 1.00 | |
| DATE: 08/09/94 | |
| APPROVAL: PSC-4045 | |
| PK PACKAGE OUTLINE | |
| 14.0 X 20.0 X 1.4 mm TQFP | |
| 1.00/10 FORM | |
| MATERIAL DRAWING NO. C PSC-4045 | |
| NOT MAKE DRAWING | |
| BRIEF: 2 OF 2 | |

119 Ball Grid Array (BGA) Package Diagram Outline



Timing Waveform of \overline{OE} Operation⁽¹⁾



5313 drw 11

NOTE:

- 1 A read operation is assumed to be in progress

Ordering Information

| XXXX | S | XX | XX | X | | |
|-------------|-------|-------|---------|-----|---|---|
| Device Type | Power | Speed | Package | | | |
| | | | | | Blank | Commercial (0°C to $+70^{\circ}\text{C}$) |
| | | | | | I | Industrial (-40°C to $+85^{\circ}\text{C}$) |
| | | | PF | | 100-Pin Plastic Thin Quad Flatpack (TQFP) | |
| | | | PFG | | TQFP - Green | |
| | | | BG | | 119 Ball Grid Array (BGA) | |
| | | | BGG | | BGA - Green | |
| | | | | 200 | | |
| | | | | 166 | | |
| | | | | 150 | | |
| | | | | 133 | | |
| | | | | 100 | | |
| | | | | | 200 | Clock Frequency in Megahertz |
| | | | | | 166 | |
| | | | | | 150 | |
| | | | | | 133 | |
| | | | | | 100 | |
| | | | | | | |
| | | | | | 71T75602 | 512Kx36 Pipelined ZBT SRAM |
| | | | | | 71T75802 | 1Mx18 Pipelined ZBT SRAM |

5313 drw 12

Datasheet Document History

| <u>Rev</u> | <u>Date</u> | <u>Pages</u> | <u>Description</u> |
|------------|-------------|-------------------|---|
| 0 | 04/20/00 | | Created New Datasheet |
| 1 | 05/25/00 | Pg 1,14,15,25 | Added 166MHz speed grade offering |
| | | Pg 1,2,14 | Corrected error in ZZ Sleep Mode |
| | | Pg 23 | AddBQ165 Package Diagram Outline |
| | | Pg 24 | Corrected 119BGA Package Diagram Outline |
| | | Pg 25 | Corrected topmark on ordering information |
| 2 | 08/23/01 | Pg 1,2,24 | Removed reference of BQ165 Package |
| | | Pg 7 | Removed page of the 165 BGA pin configuration |
| | | Pg 23 | Removed page of the 165 BGA package diagram outline |
| 3 | 10/16/01 | Pg 6 | Corrected 3.3V to 2.5V in Note 2 |
| | 10/29/01 | Pg 13 | Improved DC Electrical characteristics-parameters improved: Icc, ISB2, ISB3, IZZ |
| 4 | 12/21/01 | Pg 4-6 | Added clarification to JTAG pins, allow for NC Added 36M address pin locations |
| | | Pg 14 | Revised 166MHz tcDC(min), tCLZ(min) and tCHZ(min) to 1 0ns |
| 5 | 06/07/02 | Pg 1-3,6,13,20,21 | Added complete JTAG functionality. |
| | | Pg 2,13 | Added notes for ZZ pin internal pulldown and ZZ leakage current. |
| | | Pg 13,14,24 | Added 200MHz and 225MHz to DC and AC Electrical Characteristics Updated supply current for Idd, ISB1, ISB3 and Izz |
| 6 | 11/19/02 | Pg 1-24 | Changed datasheet from Advanced Information to final release. |
| | | Pg 13 | Updated DC Electrical characteristics temperature and voltage range table |
| 7 | 05/23/03 | Pg 4,5,13,14,24 | Added I-temp to the datasheet |
| | | Pg 5 | Updated 165 BGA Capacitance table |
| 8 | 04/01/04 | Pg 1 | Updated logo with new design |
| | | Pg 4,5 | Clarified ambient and case operating temperatures |
| | | Pg 6 | Updated pin I/O number order for the 119 BGA |
| | | Pg 23 | Updated 119BGA Package Diagram Drawing |
| 9 | 10/01/08 | Pg 1,13,14,24 | Deleted 225MHz part, added 200MHz Industrial grade and added green packages Updated the ordering information by removing the "IDT" notation |



CORPORATE HEADQUARTERS

6024 Silver Creek Valley Rd
San Jose, CA 95138

for SALES:

800-345-7015 or 408-284-8200
fax: 408-284-2775
www.idt.com

for Tech Support:

sramhelp@idt.com
800-345-7015 or
408/284-4555

The IDT logo is a registered trademark of Integrated Device Technology, Inc. All brands or products are the trademarks or registered trademarks of their respective owners.
ZBT™ and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc. and the architecture is supported by Micron Technology and Motorola Inc.