COMDAC® COMPANDING D/A CONVERTER (*u*-255 LAW)

Precision Monolithics Inc.

FEATURES


- IMPROVED ACCURACY over DAC-86
- IMPROVED SPEED over DAC-86
- Conforms With Bell System μ-255 Companding Law
- Meets D3 Compandor Tracking Specifications
- Both Encode and Decode Capability
- Tight Full-Scale Tolerance Eliminates Calibration
- Low Full-Scale Drift Over Temperature
- Extremely Low Noise Contribution
- Multiplying Reference Inputs
- Simplifies PCM System Design
- High Reliability
- Low Power Consumption and Low Cost
- Fully Specified Dice Available

GENERAL DESCRIPTION


The DAC-88 monolithic COMDAC® D/A Converter provides a 15 segment linear approximation to the Bell System μ -255 companding law. The law is implemented by using three bits to select one of eight binarily-related chords (or segments) and four bits to select one of sixteen linearly-related steps within each chord. A sign bit determines signal polarity, and an encode/decode input determines the mode of operation.

Accuracy is assured by specifying chord end point values, step nonlinearity, and monotonicity over the full operating temperature range. Typical applications include PCM carrier systems, digital PBX's, intercom systems, and PCM recording. For CCITT "A" Law models, refer to the DAC-89 data sheet.

PIN CONNECTIONS & ORDERING INFORMATION



GAIN TRACKING



BELL μ-255 LAW TRANSFER CHARACTERISTIC

The DAC-88 transfer characteristic is a piecewise linear approximation to the Bell System μ 255 law expressed by:

$$Y(\chi) = sgn(\chi) \frac{\ln(1 + \mu |\chi|)}{\ln(1 + \mu)} - 1 \le \chi \le 1$$

for a normalized coding range of $\pm\,1$


where: $\chi = input signal level$

Y = output compressed signal level

 $\mu = 255$

This law is implemented with an eight chord (or segment) piecewise linear approximation with 16 linear steps in each chord. Dynamic range of 72dB in both polarities is achieved with eight-bit coding.

EQUIVALENT CIRCUIT





ABSOLUTE MAXIMUM RATINGS

| V+ Supply to V- Supply |
|--|
| V_{LC} Swing |
| Reference Inputs V- plus 8V to V- plus 36V |
| Reference Input Differential Voltage |
| Reference Input Current |
| ogic Inputs V- plus 8V to V- plus 36V |
| Operating Temperature25°C to +85°C |
| Storage Temperature65°C to +150°C |

| Lead Temperature (Soldering, 60 sec) 300 | | | | | | | |
|--|--------------------------|-----------------|-------|--|--|--|--|
| PACKAGE TYPE | ⊖ _{jA} (Note 2) | e _{jc} | UNITS | | | | |
| 18-Pin Hermetic DIP (X) | 79 | 11 | .cw | | | | |

NOTES:

- 1. Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.
- 2. Θ_{iA} is specified for worst case mounting conditions, i.e., Θ_{iA} is specified for device in socket for CerDIP package.

ELECTRICAL CHARACTERISTICS at $V_S = \pm 15V$, $I_{REF} = 528 \mu A$, $-25^{\circ} C \le T_A \le +85^{\circ} C$, all 4 outputs, unless otherwise noted.

| | | | Į. | | | |
|---|--|---|--------------|------------------|--------------|-------|
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNIT |
| Resolution | | 8 chords with 16 steps each | ± 128 | ± 128 | ± 128 | Step |
| Dynamic Range | | 20 log (I _{7,15} /I _{0,1)} | 72 | 72 | 72 | dE |
| Monotonicity | | Sign-Bit + or - | 128 | _ | _ | Steps |
| Chord End-Point Accuracy Chord Zero | | Error relative to ideal values at I _{FS} = 2007.75μA | _ | _ | ±1/4 | Step |
| Chord End-Point Accuracy All Chords Other Than Zero | | Error relative to ideal values at I _{FS} = 2007.75μA | _ | _ | ± 1/2 | Step |
| Encode Decision Level Current | | Additional output encode/decode = 1 | 3/8 | 1/2 | 5/8 | Step |
| Settling Time (Note 1) | ts | To within ± 1/2 step | | 500 | - | กร |
| Settling Time in Chord Zero | T _{SCO} | To within ± 1/2 step | | 500 | _ | ns |
| Full-scale Drift (C ₇) (Note 3) | ٦١ ^{ES} | Full temperature range | _ | ±1/16 | ±1/10 | Step |
| Output Voltage Compliance | v _{oc} | Full-Scale current change ≤ 1/2 step | -5 | _ | + 18 | Volts |
| Full-Scale Symmetry Error Note 2 | 10(+) - 10(-) | Decode or encode pair Input Code 111 1111 | _ | ±1/40 | ±1/8 | Step |
| Zero-Scale Current (C ₀) (Note 2) | ı _{zs} | Measured at selected output with 000 0000 input | _ | ±1/40 | ±1/8 | Step |
| Disable Current (All bits high) (Note 2) | Dis | Leakage of output disabled by E/D and SB | _ | 5 | 100 | nA |
| Step Accuracy Chord Zero | | Error relative to ideal values at $I_{FS} = 2007.75 \mu A$ | _ | _ | ±1/4 | Step |
| Step Accuracy All Chords Other Than Zero | | Error relative to ideal values at I _{FS} = 2016µA | _ | _ | ±1/2 | Step |
| Output Current Range | FSR | | _ | 2.0 | 4.2 | mA |
| Logic Input Levels, Logic "0" | V _{IL} | V _{LC} = 0V | _ | | 0.8 | Volts |
| Logic Input Levels, Logic "1" | V _{IH} | V _{LC} = 0V | 2 | _ | _ | Volts |
| Logic Input Current | I _{IN} | V _{IN} = -5V to +18V | _ | _ | 120 | μΔ |
| Logic Input Swing | V _{IS} | V-=-15V | -5 | | + 18 | Volts |
| Reference Bias Current | l ₁₂ | | | -3 | -12 | μΑ |
| Reference Input Slew Rate | dI/dt | | _ | 0.25 | _ | mA/μs |
| Power Supply Sensitivity Over Supply Range (Refer to Characteristic Curves) | PSSI _{FS+} PSSI _{FS-} | V+ = 4.5V to 18V, V- = -15V V- = -10.8V to -18V, V+ = 15V | - | ± 1/20 ± 1/10 | ±1/2 ±1/2 | Step |

NOTES:

- 1. In a companding DAC the term LSB is not used because the step size within each chord is different. For example, in the first chord around zero (C_0) step size is $0.5\mu A$, while in the last chord near full-scale (C_7) step size is $64\mu A$. Settling time varies for each of the chord bits and step bits and a maximum specification is misleading. In decode operation, the DAC-88 and OP-16 combination will decode 24 channels. In the encode mode, the
- DAC-88 and CMP-01 combination will encode eight channels. Both encode and decode statements assume a 5.2 µs channel time.
- 2. Current specifications relate to differential currents between (+) and (-)output leads. At the selected outputs, equal idle currents are present simultaneously on both current output leads.
- 3. Guaranteed by design.




ELECTRICAL CHARACTERISTICS at $V_S = \pm 15V$, $I_{REF} = 528 \mu A$, $-25^{\circ} C \le T_A \le +85^{\circ} C$, all 4 outputs, unless otherwise noted. (Continued)

| | | | DAC-88E | | | | |
|------------------------------|---------------------|--|---------|------|------|-------|--|
| PARAMETER | SYMBOL | CONDITIONS | MiN | TYP | MAX | UNITS | |
| | 1+ | $V_S = +5V$, -15V, $I_{FS} = 2.0 \text{mA}$ | _ | 2.7 | 5.5 | | |
| Davier Supply Current | I- | $V_S = +5V_1 - 15V_1 I_{FS} = 2.0 \text{mA}$ | _ | -6.7 | -12 | | |
| Power Supply Current | I+ | $V_S = \pm 15V$, $I_{FS} = 2.0 \text{mA}$ | _ | 2.7 | 5.5 | mA | |
| | 1- | $V_S = \pm 15V$, $I_{FS} = 2.0 \text{mA}$ | _ | -6.7 | -12 | | |
| Power Dissipation | п | $V_S = +5V, -15V, I_{FS} = 2.0 \text{mA}$ | _ | 114 | 207 | -141 | |
| Power Dissipation | P _d | $V_S = \pm 15V$, $I_{FS} = 2.0 \text{mA}$ | _ | 141 | 262 | mW | |
| Full-Scale Current Deviation | I _{ES} (D) | VREE 10.000V, TA = 25° C | | | ±1/2 | | |
| From Ideal Deviation | | nei - A | _ | _ | | Step | |
| (See Tables) (Note 2) | I _{FS} (E) | R11 = 19.53k Ω , R12 = 20k Ω | _ | _ | ±1/2 | | |
| Idle Current (Note 2) | l _t | | _ | 10 | | μА | |

NOTE:

Current specifications relate to differential currents between (+) and (-)
output leads. At the selected outputs, equal idle currents are present
simultaneously on both current output leads.

DICE CHARACTERISTICS



DIE SIZE 0.124 \times 0.086 inch, 10,664 sq. mils (3.150 \times 2.184 mm, 6.880 sq. mm)

| 1. E/D | 10. V _{LC} |
|----------------|-------------------------|
| 2. SIGN-BIT | 11. V _R (+) |
| 3. BIT 1 (MSB) | 12. V _R (-) |
| 4. BIT 2 | 13. V- |
| 5. BIT 3 | 14. I _{OE} (+) |
| 6. BIT 4 | 15. IOE (-) |
| 7. BIT 5 | 16. I _{OD} (+) |
| 8. BIT 6 | 17. I _{OD} (-) |
| 9. BIT 7 (LSB) | 18. V+ |

For additional DICE ordering information, refer to 1990/91 Data Book, Section 2.

WAFER TEST LIMITS at $V_S = \pm 15V$, $I_{REF} = 528\mu A$, $T_A = 25\,^{\circ}C$, all 4 outputs, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | DAC-88N (NOTE 3) LIMIT | UNITS |
|--|-----------------|---|------------------------------|------------------------|
| Resolution | | 8 chords with 16 steps each | ± 128 | Steps MIN |
| Dynamic Range | | 20 log (I _{7, 15} /I _{0, 1}) | 72 | dB MIN |
| Monotonicity | | Sign-Bit + or - | 128 | Steps MIN |
| Chord End-Point Accuracy Chord Zero | | Error relative to ideal values at I _{FS} = 2007.75µA | ± 1/4 | Step MAX |
| Chord End-Point Accuracy All Chords Other Than Zero | | Error relative to ideal values at I _{FS} = 2007.75µA | ±1/2 | Step MAX |
| Encode Decision Level Current | | Additional output encode/decode = 1 | 3/8 5/8 | Step MIN Step MAX |
| Output Voltage Compliance | V _{oc} | Full-scale current change ≤ 1/2 step | -5 + 18 | Volts MIN Volts MAX |



WAFER TEST LIMITS at $V_S = \pm 15V$, $I_{REF} = 528\mu A$, $T_A = 25^{\circ}$ C, all 4 outputs, unless otherwise noted. (Continued)

| PARAMETER | SYMBOL | CONDITIONS | DAC-88N (NOTE 3) LIMIT | UNITS |
|---|--|---|------------------------------|------------------------|
| Full-Scale Symmetry Error (Note 2) | 1 ₀ + - 1 ₀ - | Decode or encode pair Input Code 111 1111 | ±1/8 | Step MAX |
| Zero-Scale Current (Note 2) | l _{zs} | Measured at selected output 000 0000 input | 1/8 | Step Max |
| Disable Current (All bits high) (Note 2) | I _{DIS} | Leakage of output disabled by E/D and SB | 100 | nA MAX |
| Step Accuracy Chord Zero | | Error relative to ideal values at I _{FS} = 2007.75µA | ±1/4 | Step MAX |
| Step Accuracy All Chords Other Than Zero | | Error relative to ideal values at I _{FS} = 2016µA | ±1/2 | Step MAX |
| Output Current Range | I _{FSR} | | 4.2 | mA MIN |
| ogic Input Levels, Logic "0" | V _{IL} | V _{LC} = 0V | 0.8 | Volts MAX |
| ogic Input Levels, Logic "1" | V _{IH} | V _{LC} = 0V | 2 | Volts MIN |
| ogic Input Current | I _{IN} | $V_{IN} = -5V \text{ to } + 18V$ | 120 | μA MAX |
| ogic Input Swing | V _{IS} | V-=-15V | -5 +18 | Voits MIN Voits MAX |
| Reference Bias Current | 112 | | -12 | μA MAX |
| Power Supply Sensitivity Over Supply Range | PSSI _{FS} - PSSI _{FS} - | V+ = 4.5V to 18V V- = -10.8V to -18V | ±1/2 ±1/2 | Step MAX Step MAX |
| Power Supply Current | + - | $V_S = \pm 15V$, $I_{FS} = 2.0 \text{mA}$ | 5.75 -12.0 | mA MAX |
| ower supply surrent | + - | $V_S = \pm 15V$, $I_{FS} = 2.0$ mA | 5.75 -12.0 | mA MAX |
| ull-Scale Current Deviation | I _{FS} D | V _{REF} 10.000V, T _A = 25°C | ±1/2 | Step MAX |
| From Ideal Deviation (See Tables) (Note 2) | I _{FS} E | R11 = 19.53kΩ R12 = 20kΩ | ±1/2 | Step MAX |

NOTE

Electrical tests performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.


TYPICAL ELECTRICAL CHARACTERISTICS at $V_S = \pm 15V$, and $T_A = 25^{\circ}$ C, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | DAC-88N TYPICAL | UNITS | | |
|------------------------------------|------------------|--------------------------|--------------------|-------|--|--|
| Settling Time (Note 1) | t _S | To within ± 1/2 step | 500 | ns | | |
| Settling Time in Chord Zero | T _{SCO} | To within ± 1/2 step | 500 | ns | | |
| Full-Scale Drift (C ₇) | ۵۱ _{FS} | Full temperature range | ±1/16 | Step | | |
| Reference Input Slew Rate | dI/dt | | 0.25 | mA/μs | | |
| Power Dissipation | PD | V _S +5V, -15V | 114 | mW | | |
| | P _D | V _S = ± 15V | 141 | mW | | |
| Idle Current (Note 2) | I ₁ | | 10 | μΑ | | |
| | | | | | | |

NOTES:

- In a companding DAC, the term LSB is not used because the step size within each chord is different. For example, in the first chord around zero (C₀) step size is 0.5μA. While in the last chord near full-scale (C₇) step size is 64μA. Settling time varies for each of the chord bits and step bits and a maximum specification is misleading.
- Current specifications relate to differential currents between (+) and (-)
 output leads. At the selected outputs, equal idle currents are present
 simultaneously on both current output leads.
- See DAC-88E for typical values.

OUTPUT CURRENT DC TEST CIRCUIT



| LINE SELECTION TABLE | | | | | | | | |
|----------------------|-------------------|-------------|---------------------|-----------------------|--|--|--|--|
| TEST GROUP | ENCODE/ DECODE | SIGN BIT | | TPUT IREMENT | | | | |
| 1 | 1 | 1 | lo _E (+) | (E ₀₁ /R1 | | | | |
| 2 | 1 | 0 | I _{OE} (-) | (E ₀₁ /R2 | | | | |
| 3 | 0 | 0 | IOD(+) | (E ₀₂ /R3 | | | | |
| 4 | 0 | 0 | IOD(-) | (E ₀₂ /R4) | | | | |

NOTE: Accuracy is specified in the test circuit using the tables below to be within the specified proportion of a step at the maximum value in each chord. Monotonicity is guaranteed for all input codes.

CONDENSED CURRENT OUTPUT TABLES ($I_{REF} = 528\mu A$)

IDEAL DECODE OUTPUT CURRENT IN MICROAMPS AT CHORD ENDPOINTS

| | CHORD | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|------|-------|------|-------|-------|--------|--------|--------|--------|---------|
| STEP | | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 |
| 0 | 0000 | 0 | 8.25 | 24.75 | 57.75 | 123.75 | 255.75 | 519.75 | 1047.75 |
| 15 | 1111 | 7.5 | 23.25 | 54.75 | 117.75 | 243.75 | 495.75 | 999.75 | 2007.75 |
| STE | SIZE | 0.50 | 1 | 2 | 4 | 8 | 16 | 32 | 64 |

IDEAL ENCODE OUTPUT CURRENT IN MICROAMPS AT CHORD ENDPOINTS

| CHORD | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|--------|------|-------------------------------|--|--|---|---|---|--|
| | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 |
| 0000 | 0.25 | 8.75 | 25.75 | 59.75 | 127.75 | 263.75 | 535.75 | 1079.75 |
| 1111 | 7.75 | 23.75 | 55.75 | 119.75 | 247.75 | 503.75 | 1015.75 | 2039.75 |
| P SIZE | 0.50 | 1 | 2 | 4 | 8 | 16 | 32 | 64 |
| | 0000 | 000 0000 0.25 1111 7.75 | 000 001 0000 0.25 8.75 1111 7.75 23.75 | 000 001 010 0000 0.25 8.75 25.75 1111 7.75 23.75 55.75 | 000 001 010 011 0000 0.25 8.75 25.75 59.75 1111 7.75 23.75 55.75 119.75 | 000 001 010 011 100 0000 0.25 8.75 25.75 59.75 127.75 1111 7.75 23.75 55.75 119.75 247.75 | 000 001 010 011 100 101 0000 0.25 8.75 25.75 59.75 127.75 263.75 1111 7.75 23.75 55.75 119.75 247.75 503.75 | 000 001 010 011 100 101 110 0000 0.25 8.75 25.75 59.75 127.75 263.75 535.75 1111 7.75 23.75 55.75 119.75 247.75 503.75 1015.75 |

NOTE: These tables may be extended to include all of the encode/ decode currents (ideal with $I_{REF} = 528\mu A_{\parallel}$) by multiplying any of the numbers in the normalized tables by 0.25 μA_{\parallel} .

PARAMETER DEFINITIONS

FULL-SCALE DRIFT

The change in output current over the full operating temperature with $V_{REF}=10.000V,~R11=18.94k\Omega,$ and $R12=20k\Omega.$

ENCODE CURRENT

The difference between $I_{OE}(+)$ and $I_{OD}(+)$ or the difference between $I_{OE}(-)$ and $I_{OD}(-)$ at any code.

FULL-SCALE SYMMETRY ERROR

The difference between $I_{OD}(^-)$ and $I_{OD}(^+)$ or the difference between $I_{OE}(^-)$ and $I_{OE}(^+)$ at full-scale output.

OUTPUT VOLTAGE COMPLIANCE

The maximum output voltage swing at any current level which causes < 1/2 step change in output current.

IDEAL OUTPUT CURRENT

The difference between the (+) and (-) currents (encode or decode) at any code.

CHORDS

Groups of linearly-related steps in the transfer function. Also known as segments.

CHORD ENDPOINTS

The maximum code in each chord; used to specify accuracy.

STEPS

Increments in each chord which divides the chord into 16 equal levels.

OUTPUT LEVEL NOTATION

Each output current level may be designated by the code $I_{C,S}$ where C= chord number and S= step number. For example, $I_{0,0}=$ zero-scale current: $I_{0,1}=$ first step from zero; $I_{0,15}=$ endpoint of first chord (C_0) ; $I_{7,15}=$ full-scale current.

DYNAMIC RANGE


Ratio of full scale current to step size in chord zero, expressed in dB.

BASIC ENCODE OPERATION (COMPRESSING A/D CONVERSION)


ENCODE DECISION LEVELS

Compressing A/D conversion with the DAC-88 requires a comparator, an EXCLUSIVE-OR gate, and a successive approximation register — the usual elements in any sign magnitude A/D converter. However, a compressing A/D has one significant difference. In a conventional (linear converter), the step size is a constant percentage of full-scale. In a compressing A/D converter, the step size increases as the output changes from zero-scale to full-scale.

BASIC ENCODE CONNECTIONS



ENCODE TRANSFER CHARACTERISTICS (A/D CONVERSION)



When the DAC is used in the feedback loop of a successive approximation analog to digital converter (ADC) the DAC outputs are used as decision levels to determine the edges of the quantizing bands. When the DAC is used in the decode mode the outputs correspond to the center of the quantizing bands. The encode mode output exceeds the decode mode output by one-half step. See AN 39 for detailed explanation.

ENCODING SEQUENCE

An encoding sequence begins with the sign-bit decision. During this time the comparator functions as polarity detector only. The Encode/Decode (E/D) input is held at a logic "0". In this mode current flows into the decode outputs, and the comparator is effectively disconnected from the DAC. Once the input polarity has been determined, the E/D input toggles to a logic "1" allowing current to flow into $I_{OE}(+)$ or $I_{OE}(-)$.


For positive inputs, current flows into $I_{OE}(+)$ through R1, and the comparator's output is entered as the answer for each successive decision. For negative inputs, current flows into $I_{OE}(-)$ through R2 developing a negative voltage which is compared with the analog input. An EXCLUSIVE-OR gate inverts the comparator's output during negative trials to maintain the proper logic coding, all ones for full-scale and all zeros for zero-scale.

The bits are converted with a successive removal technique, starting with a decision at the code 011 1111 and turning off bits sequentially until all decisions have been made.

BASIC DECODE OPERATION (EXPANDING D/A CONVERSION)

D/A conversion with the DAC-88 is implemented by using an operational amplifier connected to the decode outputs. The decode mode of operation is selected by applying a logic "0" to the Encode/Decode input. This mode enables the $I_{OD}(+)$ or $I_{OD}(-)$ to be selected by the sign-bit input. When the sign-bit input is high, a logic "1", all of the output current flows into

DECODE TRANSFER CHARACTERISTIC (D/A CONVERSION)



 $I_{OD}(+)$ forcing a positive voltage at the operational amplifier's output. When the sign-bit input is low, logic "0", all of the output current flows into $I_{OD}(-)$ through R2 forcing a negative voltage output. The sign-bit steers current into $I_{OD}(+)$ or $I_{OD}(-)$, the output will therefore always be symmetrical, limited only by the matching of R1 and R2.

NORMALIZED TABLES

The encode and decode tables are used to calculate ideal output current at any point. For example, in decode mode at $I_{3,7}$ (011 0111) find 343. 343/8031 \times $I_{FS}=85.75\mu A$ ($I_{FS}=2007.75\mu A$). Alternatively, use the condensed current tables and add up the number of steps.

NORMALIZED ENCODE LEVEL (SIGN BIT EXCLUDED) (I_{C,S} = 2[2^C (S+17)-16.5]

C = chord no. (0 through 7) S = step no. (0 through 15)


| | CHORD | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|------|--------|-----|-----|-----|-----|-----|------|------|------|
| STEP | | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 |
| 0 | 0000 | 1 | 35 | 103 | 239 | 511 | 1055 | 2143 | 4319 |
| 1 | 0001 | 3 | 39 | 111 | 255 | 543 | 1119 | 2271 | 4575 |
| 2 | 0010 | 5 | 43 | 119 | 271 | 575 | 1183 | 2399 | 4831 |
| 3 | 0011 | 7 | 47 | 127 | 287 | 607 | 1247 | 2527 | 5087 |
| 4 | 0100 | 9 | 51 | 135 | 303 | 639 | 1311 | 2655 | 5343 |
| 5 | 0101 | 11 | 55 | 143 | 319 | 671 | 1375 | 2783 | 5599 |
| 6 | 0110 | 13 | 59 | 151 | 335 | 703 | 1439 | 2911 | 5855 |
| 7 | 0111 | 15 | 63 | 159 | 351 | 735 | 1503 | 3039 | 6111 |
| 8 | 1000 | 17 | 67 | 167 | 367 | 767 | 1567 | 3167 | 6367 |
| 9 | 1001 | 19 | 71 | 175 | 383 | 799 | 1631 | 3295 | 6623 |
| 10 | 1010 | 21 | 75 | 183 | 399 | 831 | 1695 | 3423 | 6879 |
| 11 | 1011 | 23 | 79 | 191 | 415 | 863 | 1759 | 3551 | 7135 |
| 12 | 1100 | 25 | 83 | 199 | 431 | 895 | 1823 | 3679 | 7391 |
| 13 | 1101 | 27 | 87 | 207 | 447 | 927 | 1887 | 3807 | 7647 |
| 14 | 1110 | 29 | 91 | 215 | 463 | 959 | 1951 | 3935 | 7903 |
| 15 | 1111 | 31 | 95 | 223 | 479 | 991 | 2015 | 4063 | 8159 |
| STE | P SIZE | 2 | 4 | 8 | 16 | 32 | 64 | 128 | 256 |
| SIE | PSIZE | | | | | | | ,,,, | |

NORMALIZED DECODE OUTPUT (SIGN BIT EXCLUDED) ($I_{C,S} = 2[2^C(S+16.5)-16.5]$

C = chord no. (0 through 7) S = step no. (0 through 15)

| | CHORD | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|------|--------|-----|-----|-----|-----|-----|------|------|------|
| STEP | | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 |
| 0 | 0000 | 0 | 33 | 99 | 231 | 495 | 1023 | 2079 | 4291 |
| 1 | 0001 | 2 | 37 | 107 | 247 | 527 | 1087 | 2207 | 4447 |
| 2 | 0010 | 4 | 41 | 115 | 263 | 559 | 1151 | 2335 | 4703 |
| 3 | 0011 | 6 | 45 | 123 | 279 | 591 | 1215 | 2463 | 4959 |
| 4 | 0100 | 8 | 49 | 131 | 295 | 623 | 1279 | 2591 | 5215 |
| 5 | 0101 | 10 | 53 | 139 | 311 | 655 | 1343 | 2719 | 5471 |
| 6 | 0110 | 12 | 57 | 147 | 327 | 687 | 1407 | 2847 | 5727 |
| 7 | 0111 | 14 | 61 | 155 | 343 | 719 | 1471 | 2975 | 5983 |
| 8 | 1000 | 16 | 65 | 163 | 359 | 751 | 1535 | 3103 | 6239 |
| 9 | 1001 | 18 | 69 | 171 | 375 | 783 | 1599 | 3231 | 6495 |
| 10 | 1010 | 20 | 73 | 179 | 391 | 815 | 1663 | 3359 | 6751 |
| 11 | 1011 | 22 | 77 | 187 | 407 | 847 | 1727 | 3487 | 7007 |
| 12 | 1100 | 24 | 81 | 195 | 423 | 879 | 1791 | 3615 | 7263 |
| 13 | 1101 | 26 | 85 | 203 | 439 | 911 | 1855 | 3743 | 7519 |
| 14 | 1110 | 28 | 89 | 212 | 455 | 943 | 1919 | 3871 | 7775 |
| 15 | 1111 | 30 | 93 | 219 | 471 | 975 | 1983 | 3999 | 8031 |
| STE | P SIZE | 2 | 4 | 8 | 16 | 32 | 64 | 128 | 256 |

SYSTEM TEST CIRCUIT




BASIC REFERENCE CONSIDERATIONS

Full-scale output current is ideally 2007.75 μ A when the reference current is 528 μ A in the decode mode. In the encode mode I_{FS} = 2039.75 μ A due to the additional 1/2 step (32 μ A). A percentage change in I_{REF} will produce the same percentage change in output current.

DECODE OUTPUT VOLTAGE

| | E/D | SB | B1 | B2 | ВЗ | B4 | B5 | В6 | B 7 | E ₀ |
|------------------------|-----|----|----|----|----|----|----|----|------------|----------------|
| POS FULL-SCALE | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 5.019V |
| (+) ZERO-SCALE +1 STEP | , 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.0012V |
| (+) ZERO-SCALE | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | ٥٧ |
| (-) ZERO-SCALE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0V |
| (-) ZERO-SCALE +1 STEP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | -0.0012V |
| NEG FULL-SCALE | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | -5.019V |

BASIC DECODE CONNECTIONS



The large step size at full-scale allows the use of inexpensive references in many applications. In some applications V_{REF} may even be the positive power supply. For example, with $V+=15V,\,R_{REF}=15V/528\mu\text{A}$ or $28.4k\Omega.$ When using a power supply as a reference, R11 becomes two resistors, R11A and R11B, and the junction bypassed to ground with a $0.1\mu\text{f}$ monolithic capacitor.

REFERENCE AMPLIFIER OPERATION

The DAC-88 is a multiplying D/A converter. The output current is the product of the normalized digital input and the input reference current. The reference current may be fixed or may vary from nearly zero to +1.0mA. The full-scale output current is a linear function of the reference current and is given for all four outputs in the figures above.

REFERENCE RECOMMENDATIONS


For most applications a +10.0V reference, such as the PMI REF-01, is recommended for optimum full-scale temperature performance.

POWER SUPPLIES


Power supply current drain is relatively independent of voltage and temperature and completely independent of the logic input states.

When operating with V- between -15V and -11V, output negative voltage compliance, $V_{OC}(^-)$, reference input amplifier common-mode voltage range, and logic input negative voltage range are reduced by an amount equivalent to the difference between -15V and the V- supply. Operation with V+ between +5V and +15V affects V_{LC} and the reference amplifier common-mode positive voltage range in the same manner.

STANDARD OUTPUT CONNECTIONS



COMPLIANCE EXTENSION CONNECTIONS



OUTPUT VOLTAGE COMPLIANCE

The DAC-88 has true current outputs with wide voltage compliance that enables single ended and balanced load driving

capability. Positive voltage compliance is +18V and negative voltage compliance is -5.0V with $I_{REF} = 528 \mu A$ and V = -15V. Negative voltage compliance $V_{OC}(-)$ for other values of I_{REF} and V- may be obtained from the table, or calculated as follows:

$$V_{OC}(-) min = (V-) + (2 I_{REF} X 1.6k\Omega) + 8.4V$$

Output voltage compliance can be extended in both encode and decode modes using the connections shown in the compliance extension diagram.


NEGATIVE OUTPUT VOLTAGE COMPLIANCE VOC(-)

| | | IFS | | | |
|------|-------|-------|-------|--|--|
| V- | 1.0mA | 2.0mA | 4.0mA | | |
| -12V | -2.8V | -2.0V | -0.4V | | |
| -15V | -5.8V | -5.0V | -3.4V | | |
| -18V | -8.8V | -8.0V | -6.4V | | |

MINIMUM NEGATIVE COMPLIANCE

 $\text{V}_{OC}(\text{--}) \; \text{MIN} = (\text{V}\text{--}) + (2 \; \text{I}_{\text{REF}} \; \text{1.6k}\Omega) + 8.4 \text{V}$

SIGNAL TO QUANTIZING DISTORTION VS INPUT LEVEL



APPLICATIONS

PHOTODIODE LINEARIZING CIRCUIT

