

4-Mbit (128K x 36) Pipelined Sync SRAM

Features

- Fully registered inputs and outputs for pipelined operation
- 128K x 36 common IO architecture
- 3.3V core power supply (V_{DD})
- 2.5V/3.3V IO power supply (V_{DDO})
- Fast clock to output times: 2.6 ns (for 250 MHz device)
- User-selectable burst counter supporting Intel[®] Pentium[®] interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed writes
- Asynchronous output enable
- Offered in Pb-free 100-Pin TQFP, Pb-free and non Pb-free 119-Ball BGA package, and 165-Ball FBGA package
- "ZZ" sleep mode option and stop clock option
- Available in industrial and commercial temperature ranges

Functional Description[1]

The CY7C1347G is a 3.3V, 128K x 36 synchronous-pipelined SRAM designed to support zero-wait-state secondary cache with minimal glue logic. CY7C1347G IO pins can operate at either the 2.5V or the 3.3V level. The IO pins are 3.3V tolerant when V_{DDO} = 2.5V. All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise is 2.6 ns (250 MHz device). CY7C1347G supports either the interleaved burst sequence used by the Intel Pentium processor or a linear burst sequence used by processors such as the PowerPC®. The burst sequence is selected through the MODE pin. Accesses can be initiated by asserting either the Address Strobe from Processor (ADSP) or the Address Strobe from Controller (ADSC) at clock rise. Address advancement through the burst sequence is controlled by the ADV input. A 2-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

 $\underline{\mathsf{Byte}}$ write operations are qualified with the <u>four</u> Byte Write Select $(BW_{[A:D]})$ inputs. A Global Write Enable ($\overline{\mathsf{GW}}$) overrides all byte write inputs and writes data to all four bytes. All writes are conducted with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Selects $(\overline{CE}_1, CE_2, \overline{CE}_3)$ and an asynchronous Output Enable (\overline{OE}) provide for easy bank selection and output tri-state control. To provide proper data during depth expansion, \overline{OE} is masked during the first clock of a read cycle when emerging from a deselected state.

Selection Guide


Specification	250 MHz	200 MHz	166 MHz	133 MHz	Unit
Maximum Access Time	2.6	2.8	3.5	4.0	ns
Maximum Operating Current	325	265	240	225	mA
Maximum CMOS Standby Current	40	40	40	40	mA

Note

^{1.} For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.




Block Diagram





Pinouts

Figure 1. 100-Pin TQFP





Pinouts (continued)

Figure 2. 119-Ball BGA

	1	2	3	4	5	6	7
Α	V_{DDQ}	Α	Α	ADSP	Α	Α	V_{DDQ}
В	NC/288M	CE ₂	Α	ADSC	Α	\overline{CE}_3	NC/576M
С	NC/144M	Α	Α	V_{DD}	Α	Α	NC/1G
D	DQ_C	DQP_C	V_{SS}	NC	V_{SS}	DQP _B	DQ _B
E	DQ_C	DQ_C	V_{SS}	CE ₁	V_{SS}	DQ_B	DQ _B
F	V_{DDQ}	DQ_C	V_{SS}	OE	V_{SS}	DQ_B	V_{DDQ}
G	DQ_C	DQ_C	\overline{BW}_C	ADV	BW _B	DQ_B	DQ _B
Н	DQ_C	DQ_C	V_{SS}	GW	V_{SS}	DQ_B	DQ_B
J	V_{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V_{DDQ}
K	DQ_D	DQ_D	V_{SS}	CLK	V_{SS}	DQ_A	DQ_A
L	DQ_D	DQ_D	\overline{BW}_D	NC	\overline{BW}_A	DQ_A	DQ_A
M	V_{DDQ}	DQ_D	V_{SS}	BWE	V_{SS}	DQ_A	V_{DDQ}
N	DQ_D	DQ_D	V_{SS}	A1	V_{SS}	DQ_A	DQ_A
Р	DQ _D	DQP_D	V_{SS}	A0	V_{SS}	DQP_A	DQ _A
R	NC	Α	MODE	V_{DD}	NC	Α	NC
T	NC	NC/72M	Α	Α	Α	NC/36M	ZZ
U	V_{DDQ}	NC	NC	NC	NC	NC	V_{DDQ}

Figure 3. 165-Ball FBGA

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	Α	CE1	BW _C	\overline{BW}_B	CE ₃	BWE	ADSC	ADV	Α	NC
В	NC/144M	Α	CE2	BW _D	\overline{BW}_A	CLK	GW	OE	ADSP	Α	NC/576M
С	DQP _C	NC	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC/1G	DQPB
D	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ _B
E	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ _B
F	DQ _C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ _B
G	DQ_C	DQ_C	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_B	DQ _B
Н	NC	V_{SS}	NC	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	NC	NC	ZZ
J	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
K	DQ_D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
L	DQ _D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
M	DQ _D	DQ_D	V_{DDQ}	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	V_{DDQ}	DQ_A	DQ_A
N	DQP _D	NC	V_{DDQ}	V _{SS}	NC	NC/18M	V _{SS}	V _{SS}	V_{DDQ}	NC	DQP _A
Р	NC	NC/72M	Α	Α	NC	A1	NC	Α	Α	Α	NC/9M
R	MODE	NC/36M	Α	Α	NC	A0	NC	А	Α	Α	А



Table 1. Pin Definitions

Name	Ю	Description
A ₀ ,A ₁ ,A	Input- Synchronous	Address Inputs Used to Select One of the 128 \underline{K} Address Locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and \overline{CE}_1 , \overline{CE}_2 , and \overline{CE}_3 are sampled active. A _[1:0] feeds the 2-bit counter.
BW _A , BW _B , BW _D	Input- Synchronous	Byte Write Select Inputs, Active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	Global Write Enable Input, Active LOW. When asserted LOW on the <u>rising</u> edge of CLK, a global write is conducted (ALL bytes are written, regardless of the values on BW _[A:D] and BWE).
BWE	Input- Synchronous	Byte Write Enable Input, Active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	Input-Clock	Clock Input. Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE ₁	Input- Synchronous	Chip Enable 1 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE_2 and \overline{CE}_3 to select or deselect the device. \overline{ADSP} is ignored if \overline{CE}_1 is HIGH. \overline{CE}_1 is sampled only when a new external address is loaded.
CE ₂	Input- Synchronous	Chip Enable 2 Input, Active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}_1}$ and $\overline{\text{CE}_3}$ to select or deselect the device. $\overline{\text{CE}_2}$ is sampled only when a new external address is loaded.
CE ₃	Input- Synchronous	Chip Enable 3 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and CE_2 to select or deselect the device. CE_3 is sampled only when a new external address is loaded.
ŌĒ	Input- Asynchronous	Output Enable, Asynchronous Input, Active LOW. Controls the direction of the IO pins. When LOW, the IO pins behave as outputs. When deasserted HIGH, IO pins are tri-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- Synchronous	Advance Input Signal, Sampled on the Rising Edge of CLK. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- Synchronous	Address Strobe from Processor, Sampled on the Rising Edge of CLK. When asserted LOW, addresses presented to the device are captured in the address registers. $A_{[1:0]}$ are also loaded into the burst counter. When \overline{ADSP} and \overline{ADSC} are both asserted, only \overline{ADSP} is recognized. \overline{ASDP} is ignored when \overline{CE}_1 is deasserted HIGH.
ADSC	Input- Synchronous	Address Strobe from Controller, Sampled on the Rising Edge of CLK. When asserted LOW, addresses presented to the device are captured in the address registers. A _[1:0] are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	Input- Asynchronous	ZZ "Sleep" Input. This active HIGH input places the device in a non-time-critical "sleep" condition with data integrity preserved. During normal operation, this pin must be LOW or left floating. ZZ pin has an internal pull down.
DQ _A , DQ _B DQ _C , DQ _D DQP _A , DQP _B , DQP _C , DQP _D	IO- Synchronous	Bidirectional Data IO Lines. As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQPs are placed in a tri-state condition.
V_{DD}	Power Supply	Power Supply Inputs to the Core of the Device
V_{SS}	Ground	Ground for the Core of the Device
V_{DDQ}	IO Power Supply	Power Supply for the IO circuitry
V_{SSQ}	IO Ground	Ground for the IO circuitry
MODE	Input- Static	Selects Burst Order . When tied to GND selects linear burst sequence. When tied to V _{DDQ} or left floating selects interleaved burst sequence. This is a strap pin and must remain static during device operation. Mode pin has an internal pull up.
NC, NC/9M, NC/18M, NC/36M, NC/72M, NC/144M, NC/288M, NC/576M, NC/1G	-	No Connects . Not internally connected to the die. NC/9M, NC/18M, NC/36M, NC/72M, NC/144M, NC/288M, NC/576M, and NC/1G are address expansion pins that are not internally connected to the die.



Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ($t_{\rm CO}$) is 2.6 ns (250 MHz device).

The CY7C1347G supports secondary cache in systems using either a linear or interleaved burst sequence. The linear burst sequence is suited for processors that use a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses <u>can</u> <u>be</u> initiated with either the Address Strobe from Processor (ADSP) or the Address Strobe from Controller (ADSC). Address <u>advancement</u> through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select (BW $_{[A:D]}$) inputs. A Global Write Enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Selects $(\overline{CE}_1, CE_2, \overline{CE}_3)$ and an asynchronous Output Enable (\overline{OE}) provide for easy bank selection and output tri-state control. ADSP is ignored if \overline{CE}_1 is HIGH.

Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2) CE₁, CE₂, CE₃ are all asserted active, and (3) the write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if CE₁ is HIGH. The address presented to the address inputs $(A_{[16:0]})$ is stored into the address advancement logic and the Address Register while being presented to the memory core. The corresponding data is allowed to propagate to the input of the Output Registers. At the rising edge of the next clock the data is allowed to propagate through the Output Register and onto the data bus within 2.6 ns (250 MHz device) if OE is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always tri-stated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the OE signal. Consecutive single read cycles are supported. After the SRAM is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output tri-states immediately.

Single Write Accesses Initiated by ADSP

This access is initiated when both of the following conditions are satisfied at clock rise: (1) ADSP is asserted LOW, and (2) \overline{CE}_1 , \overline{CE}_2 , \overline{CE}_3 are all asserted active. The address presented to $A_{[16:0]}$ is loaded into the Address Register and the address advancement logic while being delivered to the RAM core. The write signals (GW, BWE, and $\overline{BW}_{[A:D]}$) and \overline{ADV} inputs are ignored during this first cycle.

ADSP-trigge<u>red</u> write accesses require two clock cycles to complete. If GW is asserted LOW on the second clock rise, the data presented to the DQs and DQPs inputs is written into the corresponding address location in the RAM c<u>ore</u>. If GW is <u>HIGH</u>, then the write operation is controlled by BWE and BW_[A:D] signals. The CY7C1347G provides byte write capability that is

described in Table 6 on page 8. Asserting the Byte Write Enable input (BWE) with the selected Byte Write (BW $_{[A:D]}$) input selectively writes to only the desired bytes.

Bytes not selected during a byte write operation remain unaltered. A synchronous self-timed write mechanism is provided to simplify the write operations.

Because the CY7C1347G is a common IO device, the Output Enable (\overline{OE}) must be deasserted HIGH before presenting data to the DQs and DQPs inputs. Doing so tri-states the output drivers. As a safety precaution, DQs and DQPs are automatically tri-stated whenever a write cycle is detected, regardless of the state of \overline{OE} .

Single Write Accesses Initiated by ADSC

ADSC write accesses are initiated when the following conditions are satisfied: (1) ADSC is asserted LOW, (2) ADSP is deasserted HIGH, (3) CE_1 , CE_2 , $C\overline{E}_3$ are all asserted active, and (4) the appropriate combination of the write inputs (GW, BWE, and BW_[A:D]) are asserted active to conduct a write to the desired byte(s). ADSC-triggered write accesses require a single clock cycle to complete. The address presented to A_[16:0] is loaded into the address register and the address advancement logic while being delivered to the RAM core. The ADV input is ignored during this cycle. If a global write is conducted, the data presented to the DQs and DQPs is written into the corresponding address location in the RAM core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because the CY7C1347G is a common IO device, the Output Enable (\overline{OE}) must be deasserted HIGH before presenting data to the DQs and DQPs inputs. Doing so tri-states the output drivers. As a safety precaution, DQs and DQPs are automatically tri-stated whenever a write cycle is detected, regardless of the state of \overline{OE} .

Burst Sequences

The CY7C1347G provides a two-bit wraparound counter, fed by $A_{[1:0]}$, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user-selectable through the MODE input.

Asserting $\overline{\text{ADV}}$ LOW at clock rise automatically increments the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected before entering the "sleep" mode. \overline{CE}_1 , \overline{CE}_2 , \overline{CE}_3 , \overline{ADSP} , and \overline{ADSC} must remain inactive for the duration of \overline{t}_{778EC} after the ZZ input returns LOW.



Table 2. Interleaved Burst Sequence

First Address	Second Address	Third Address	Fourth Address
A _[1:0]	A _[1:0]	A _[1:0]	A _[1:0]
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Table 3. Linear Burst Sequence

First Address	Second Address	Third Address	Fourth Address		
A _[1:0]	A _[1:0]	A _[1:0]	A _[1:0]		
00	01	10	11		
01	10	11	00		
10	11	00	01		
11	00	01	10		

Table 4. ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
I _{DDZZ}	Snooze mode standby current	$ZZ \ge V_{DD} - 0.2V$		40	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ ≤ 0.2V	2t _{CYC}		ns
t _{ZZI}	ZZ Active to snooze current	This parameter is sampled		2t _{CYC}	ns
t _{RZZI}	ZZ Inactive to exit snooze current	This parameter is sampled	0		ns

Table 5. Truth Table [2, 3, 4, 5, 6]

Next Cycle	Add. Used	CE ₁	CE ₂	Œ ₃	ZZ	ADSP	ADSC	ADV	WRITE	ŌĒ	CLK	DQ
Deselect Cycle, Power Down	None	Н	Х	Х	L	Х	L	Χ	Х	Х	L-H	Tri-State
Deselect Cycle, Power Down	None	L	L	Х	L	L	Х	Χ	Х	Х	L-H	Tri-State
Deselect Cycle, Power Down	None	L	Χ	Н	L	L	Х	Χ	Х	Х	L-H	Tri-State
Deselect Cycle, Power Down	None	L	L	Х	L	Н	L	Χ	Х	Х	L-H	Tri-State
Deselect Cycle, Power Down	None	L	Χ	Н	L	Н	L	Χ	Х	Х	L-H	Tri-State
Snooze Mode, Power Down	None	Χ	Χ	Х	Н	Х	Х	Χ	Х	Х	Х	Tri-State
Read Cycle, Begin Burst	External	L	Н	L	L	L	Χ	Χ	Х	L	L-H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	L	Х	Χ	Х	Н	L-H	Tri-State
Write Cycle, Begin Burst	External	L	Н	L	L	Н	L	Χ	L	Х	L-H	D
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Χ	Н	L	L-H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Χ	Н	Н	L-H	Tri-State
Read Cycle, Continue Burst	Next	Х	Χ	Х	L	Н	Н	L	Н	Н	L-H	Tri-State
Read Cycle, Continue Burst	Next	Χ	Χ	Х	L	Н	Н	L	Н	L	L-H	Q
Read Cycle, Continue Burst	Next	Н	Χ	Х	L	Х	Н	L	Н	L	L-H	Q
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L-H	Tri-State

Note

- 2. X = "Do Not Care." H = Logic HIGH, L = Logic LOW.
 3. WRITE = L when any one or more Byte Write Enable signals (BWA, BWB, BWC, BWD) and BWE = L or GW = L. WRITE = H when all Byte Write Enable signals (BWA, BWB, BWC, BWD) $\overline{\mathsf{BW}}_\mathsf{B}, \overline{\mathsf{BW}}_\mathsf{C}, \overline{\mathsf{BW}}_\mathsf{D}), \overline{\mathsf{BWE}}, \overline{\mathsf{GW}} = \mathsf{H}.$
- The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
 The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW_[A:D]. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH before the start of the write cycle to allow the outputs to tri-state. OE is a don't care for the remainder of the write cycle.
- 6. $\overline{\text{OE}}$ is asynchronous and is not sampled with the clock rise. It is masked inte<u>rnally</u> during write cycles. During a read cycle all data bits are tri-state when $\overline{\text{OE}}$ is inactive or when the device is deselected, and all data bits behave as output when $\overline{\text{OE}}$ is active (LOW).

Document #: 38-05516 Rev. *F



Table 5. Truth Table [2, 3, 4, 5, 6] (continued)

Next Cycle	Add. Used	CE ₁	CE ₂	CE ₃	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Write Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L-H	D
Write Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L-H	D
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L-H	Q
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L-H	Tri-State
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L-H	Q
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L-H	Tri-State
Write Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L-H	D
Write Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	L	Х	L-H	D

Table 6. Partial Truth Table for Read/Write^[2, 7]

Function	GW	BWE	BW _D	BW _C	BW _B	BW _A
Read	Н	Н	Х	X	Х	Х
Read	Н	L	Н	Н	Н	Н
Write Byte A - DQ _A	Н	L	Н	Н	Н	L
Write Byte B – DQ _B	Н	L	Н	Н	L	Н
Write Bytes B, A	Н	L	Н	Н	L	L
Write Byte C- DQ _C	Н	L	Н	L	Н	Н
Write Bytes C, A	Н	L	Н	L	Н	L
Write Bytes C, B	Н	L	Н	L	L	Н
Write Bytes C, B, A	Н	L	Н	L	L	L
Write Byte D– DQ _D	Н	L	L	Н	Н	Н
Write Bytes D, A	Н	L	L	Н	Н	L
Write Bytes D, B	Н	L	L	Н	L	Н
Write Bytes D, B, A	Н	L	L	Н	L	L
Write Bytes D, C	Н	L	L	L	Н	Н
Write Bytes D, C, A	Н	L	L	L	Н	L
Write Bytes D, C, B	Н	L	L	L	L	Н
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Χ	Х	Х

Note
7. This table is only a partial listing of the byte write combinations. Any combination of BW_x is valid. Appropriate write is based on which byte write is active.



Maximum Ratings

Exceeding the maximum ratings may shorten the battery life of the device. User guidelines are not tested. Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied......55°C to +125°C Supply Voltage on $V_{\mbox{\scriptsize DD}}$ Relative to GND-0.5V to +4.6V Supply Voltage on V_{DDQ} Relative to GND......-0.5V to $+V_{DD}$ DC Voltage Applied to Outputs in High-Z State -0.5V to V_{DD} + 0.5V DC Input Voltage-0.5V to V_{DD} + 0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(MIL-STD-883, Method 3015)	> 2001V
Latch-Up Current	> 200 mA

Operating Range

Range	Ambient Temperature	V _{DD}	V_{DDQ}	
Commercial	0°C to +70°C		2.5V -5%	
Industrial	-40°C to +85°C	<i>−</i> 5%/+10%	to V _{DD}	

Electrical Characteristics

Over the Operating Range^[8, 9]

Parameter	Description	Test Condition	ons	Min	Max	Unit
V_{DD}	Power Supply Voltage			3.135	3.6	V
V_{DDQ}	IO Supply Voltage			2.375	V_{DD}	V
V _{OH}	Output HIGH Voltage	For 3.3V IO, $I_{OH} = -4.0 \text{ mA}$		2.4		V
		For 2.5V IO, I _{OH} = -1.0 mA		2.0		V
V_{OL}	Output LOW Voltage	For 3.3V IO, I _{OL} = 8.0 mA			0.4	V
		For 2.5V IO, I _{OL} = 1.0 mA			0.4	V
V _{IH}	Input HIGH Voltage ^[8]	For 3.3V IO		2.0	V _{DD} + 0.3V	V
		For 2.5V IO		1.7	V _{DD} + 0.3V	V
V _{IL}	Input LOW Voltage ^[8]	For 3.3V IO		-0.3	0.8	V
		For 2.5V IO		-0.3	0.7	V
I _X	Input Leakage Current Except ZZ and MODE	$GND \le V_I \le V_{DDQ}$			5	μΑ
	Input Current of MODE	Input = V _{SS}	-30		μΑ	
		Input = V _{DD}		5	μΑ	
	Input Current of ZZ	Input = V _{SS}	- 5		μΑ	
		Input = V _{DD}			30	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_I \le V_{DDQ}$, Output Disable	d	- 5	5	μΑ
I _{DD}	$ \begin{array}{ll} V_{DD} \mbox{ Operating Supply} \\ \mbox{Current} \end{array} \begin{array}{ll} V_{DD} = \mbox{Max., } I_{OUT} = 0 \mbox{ mA,} \\ \mbox{f} = \mbox{f}_{MAX} = 1/\mbox{t}_{CYC} \end{array} $		4 ns cycle, 250 MHz		325	mA
		$t = t_{MAX} = 1/t_{CYC}$	5 ns cycle, 200 MHz		265	mA
			6 ns cycle, 166 MHz		240	mΑ
			7.5 ns cycle, 133 MHz		225	mΑ
I _{SB1}	Automatic CE	Max. V _{DD} , Device Deselected,	4 ns cycle, 250 MHz		120	mΑ
	Power Down Current—TTL Inputs	$V_{IN} \ge V_{IH} \text{ or } V_{IN} \le V_{IL}$ $f = f_{MAX} = 1/t_{CYC}$	5 ns cycle, 200 MHz		110	mΑ
	Current—112 inputs	I - IMAX - I/ICYC	6 ns cycle, 166 MHz		100	mA
			7.5 ns cycle, 133 MHz		90	mA
I _{SB2}	Automatic CE Power Down Current—CMOS Inputs	$ \begin{array}{l} \text{Max. V}_{DD}, \text{Device Deselected,} \\ \text{V}_{\text{IN}} \leq 0.3 \text{V or V}_{\text{IN}} \geq \text{V}_{DDQ} - 0.3 \text{V,} \\ \text{f} = 0 \end{array} $	All speeds		40	mA

Notes

Overshoot: V_{IH}(AC) < V_{DD} +1.5V (pulse width less than t_{CYC}/2). Undershoot: V_{IL}(AC) > -2V (pulse width less than t_{CYC}/2).
 T_{Power up}: assumes a linear ramp from 0V to V_{DD}(min) within 200 ms. During this time V_{IH} < V_{DD} and V_{DDQ} ≤ V_{DD}.



Electrical Characteristics (continued)

Over the Operating Range^[8, 9]

Parameter	Description	Test Conditio	Min	Max	Unit	
I _{SB3}	Automatic CE	Max. V _{DD} , Device Deselected, or	4 ns cycle, 250 MHz		105	mA
		$V_{IN} \le 0.3 \text{V or } V_{IN} \ge V_{DDQ} - 0.3 \text{V}$	5 ns cycle, 200 MHz		95	mA
		I - IMAX - I/ICYC	6 ns cycle, 166 MHz		85	mA
			7.5 ns cycle, 133 MHz		75	mA
I _{SB4}	Automatic CE Power Down Current—TTL Inputs	Max. V_{DD} , Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $f = 0$			45	mA

Capacitance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	100 TQFP Max	119 BGA Max	165 FBGA Max	Unit
C _{IN}		$T_A = 25^{\circ}C$, $f = 1 \text{ MHz}$,	5	5	5	pF
C _{CLK}	Clock Input Capacitance	$V_{DD} = 3.3V.$ $V_{DDQ} = 3.3V$	5	5	5	pF
C _{IO}	Input/Output Capacitance	1 VDDQ = 0.0 V	5	7	7	pF


Thermal Resistance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	100 TQFP Package	119 BGA Package	165 FBGA Package	Unit
Θ_{JA}		Test conditions follow standard test methods and procedures for	30.32	34.1	20.3	°C/W
Θ _{JC}	i i nemai kesisiance	measuring thermal impedance, per EIA/JESD51.	6.85	14.0	4.6	°C/W

AC Test Loads and Waveforms

Figure 4. AC Test Loads and Waveforms



Document #: 38-05516 Rev. *F



Switching Characteristics

Over the Operating Range^[14, 15]

Davamatan	Description	-250		-200		-166		-133		Unit
Parameter	Description	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{POWER}	V _{DD} (Typical) to the first Access ^[10]	1		1		1		1		ms
Clock						•	•			
t _{CYC}	Clock Cycle Time	4.0		5.0		6.0		7.5		ns
t _{CH}	Clock HIGH	1.7		2.0		2.5		3.0		ns
t _{CL}	Clock LOW	1.7		2.0		2.5		3.0		ns
Output Times										
t _{CO}	Data Output Valid After CLK Rise		2.6		2.8		3.5		4.0	ns
t _{DOH}	Data Output Hold After CLK Rise	1.0		1.0		1.5		1.5		ns
t _{CLZ}	Clock to Low-Z ^[11, 12, 13]	0		0		0		0		ns
t _{CHZ}	Clock to High-Z ^[11, 12, 13]		2.6		2.8		3.5		4.0	ns
t _{OEV}	OE LOW to Output Valid		2.6		2.8		3.5		4.5	ns
t _{OELZ}	OE LOW to Output Low-Z ^[11, 12, 13]	0		0		0		0		ns
t _{OEHZ}	OE HIGH to Output High-Z ^[11, 12, 13]		2.6		2.8		3.5		4.0	ns
Setup Times				•	•		•			
t _{AS}	Address Setup Before CLK Rise	1.2		1.2		1.5		1.5		ns
t _{ADS}	ADSC, ADSP Setup Before CLK Rise	1.2		1.2		1.5		1.5		ns
t _{ADVS}	ADV Setup Before CLK Rise	1.2		1.2		1.5		1.5		ns
t _{WES}	$\overline{\text{GW}}$, $\overline{\text{BWE}}$, $\overline{\text{BW}}_{\text{X}}$ Setup Before CLK Rise	1.2		1.2		1.5		1.5		ns
t _{DS}	Data Input Setup Before CLK Rise	1.2		1.2		1.5		1.5		ns
t _{CES}	Chip Enable Setup Before CLK Rise	1.2		1.2		1.5		1.5		ns
Hold Times										
t _{AH}	Address Hold After CLK Rise	0.3		0.5		0.5		0.5		ns
t _{ADH}	ADSP, ADSC Hold After CLK Rise	0.3		0.5		0.5		0.5		ns
t _{ADVH}	ADV Hold After CLK Rise	0.3		0.5		0.5		0.5		ns
t _{WEH}	GW, BWE, BW _X Hold After CLK Rise	0.3		0.5		0.5		0.5		ns
t _{DH}	Data Input Hold After CLK Rise	0.3		0.5		0.5		0.5		ns
t _{CEH}	Chip Enable Hold After CLK Rise	0.3		0.5		0.5		0.5		ns


^{10.} This part has an internal voltage regulator; t_{POWER} is the time that the power must be supplied above V_{DD}(min) initially before a read or write operation can be initiated.
11. t_{CHZ}, t_{CLZ}, t_{OELZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of AC Test Loads and Waveforms on page 10. Transition is measured ±200 mV from steady-state voltage.
12. At any voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z before Low-Z under the same system conditions.
13. This parameter is completed and act 100% tested.

^{13.} This parameter is sampled and not 100% tested.
14. Timing references level is 1.5V when $V_{DDQ} = 3.3V$ and is 1.25V when $V_{DDQ} = 2.5V$ on all data sheets.
15. Test conditions shown in (a) of AC Test Loads and Waveforms on page 10 unless otherwise noted.



Switching Waveforms

Figure 5. Read Cycle Timing^[16]




Note

^{16.} In this diagram, when \overline{CE} is LOW, \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH, and \overline{CE}_3 is LOW. When \overline{CE} is HIGH, \overline{CE}_1 is HIGH, \overline{CE}_2 is LOW, or \overline{CE}_3 is HIGH.



Switching Waveforms (continued)

Figure 6. Write Cycle Timing^[16, 17]




Note

^{17.} Full width write can be initiated by either GW LOW, or by GW HIGH, BWE LOW, and BW_x LOW.



Switching Waveforms (continued)

Figure 7. Read/Write Cycle Timing^[16, 18, 19]




Notes

^{18.} The data bus (Q) remains in High-Z following a write cycle, unless a new read access is initiated by ADSP or ADSC. 19. GW is HIGH.



Switching Waveforms (continued)

Figure 8. ZZ Mode $Timing^{[20, 21]}$



^{20.} Device must be deselected when entering ZZ mode. See Table 5 on page 7 for all possible signal conditions to deselect the device. 21. DQs are in high-Z when exiting ZZ sleep mode.



Ordering Information

The following table lists all possible speed, package and temperature range options supported for these devices. Note that some options listed may not be available for order entry. To verify the availability of a specific option, visit the Cypress website at www.cypress.com/products or contact your local sales representative for the status of availability of parts.

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://app.cypress.com/portal/server.pt?space=CommunityPage&control=SetCommunity&CommunityID= 201&PageID=230.

Table 7. Ordering Information

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
133	CY7C1347G-133AXC	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercial
	CY7C1347G-133BGC	51-85115	119-Ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1347G-133BGXC		119-Ball Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free	
	CY7C1347G-133BZC	51-85180	165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1347G-133BZXC		165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	
	CY7C1347G-133AXI	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Industrial
	CY7C1347G-133BGI	51-85115	119-Ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1347G-133BGXI		119-Ball Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free	
	CY7C1347G-133BZI	51-85180	165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1347G-133BZXI		165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	
166	CY7C1347G-166AXC	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercial
	CY7C1347G-166BGC	51-85115	119-Ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1347G-166BGXC		119-Ball Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free	
	CY7C1347G-166BZC	51-85180	165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1347G-166BZXC		165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	
	CY7C1347G-166AXI	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Industrial
	CY7C1347G-166BGI	51-85115	119-Ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1347G-166BGXI	1	119-Ball Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free	
	CY7C1347G-166BZI	51-85180	165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1347G-166BZXI		165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	
200	CY7C1347G-200AXC	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercial
	CY7C1347G-200BGC	51-85115	119-Ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1347G-200BGXC		119-Ball Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free	
	CY7C1347G-200BZC	51-85180	165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1347G-200BZXC		165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	
	CY7C1347G-200AXI	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Industrial
	CY7C1347G-200BGI	51-85115	119-Ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1347G-200BGXI		119-Ball Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free	
	CY7C1347G-200BZI	51-85180	165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1347G-200BZXI		165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	




Table 7. Ordering Information (continued)


Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
250	CY7C1347G-250AXC	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercial
	CY7C1347G-250BGC	51-85115	119-Ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1347G-250BGXC	1	119-Ball Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free	
	CY7C1347G-250BZC	51-85180	165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1347G-250BZXC		165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	
	CY7C1347G-250AXI	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Industrial
	CY7C1347G-250BGI	51-85115	119-Ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1347G-250BGXI		119-Ball Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free	
	CY7C1347G-250BZI	51-85180	165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1347G-250BZXI	1	165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	




Package Diagrams

Figure 9. 100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm), 51-85050







NOTE:


- 1. JEDEC STD REF MS-026
- BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH
 MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE
 BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH
- 3. DIMENSIONS IN MILLIMETERS


51-85050 *B



Package Diagrams (continued)

Figure 10. 119-Ball BGA (14 x 22 x 2.4 mm), 51-85115






51-85115 *B



Package Diagrams (continued)

Figure 11. 165-Ball FBGA (13 x 15 x 1.4 mm), 51-85180





Document History Page

REV.	ECN	Submission Date	Orig. of Change	Description of Change
**	224364	See ECN	RKF	New data sheet
+ Λ				
*A	276690	See ECN	VBL	Changed TQFP package in Ordering Information section to lead-free TQFP Added comment of BG and BZ lead-free package availability
*B	333625	See ECN	SYT	Removed 225 MHz and 100 MHz speed grades Modified Address Expansion balls in the pinouts for 100 TQFP Package as per JEDEC standards and updated the Pin Definitions accordingly Modified $V_{\rm OL}$, $V_{\rm OH}$ test conditions Replaced TBDs for $\Theta_{\rm JA}$ and $\Theta_{\rm JC}$ to their respective values on the Thermal Resistance table Changed the package name for 100 TQFP from A100RA to A101 Removed comment on the availability of BG lead-free package Updated the Ordering Information by shading and unshading MPNs as per availability
*C	419256	See ECN	RXU	Converted from Preliminary to Final. Changed address of Cypress Semiconductor Corporation on Page #1 from "390" North First Street" to "198 Champion Court" Swapped typo CE2 and $\overline{\text{CE}}_3$ in the Truth Table column heading on Page #6 Modified test condition from $V_{IH} \leq V_{DD}$ to $V_{IH} < V_{DD}$. Modified test condition from $V_{DDQ} < V_{DD}$ to $V_{DDQ} \leq V_{DD}$ Modified "Input Load" to "Input Leakage Current except ZZ and MODE" in the Electrical Characteristics Table. Replaced Package Name column with Package Diagram in the Ordering Information table. Replaced Package Diagram of 51-85050 from *A to *B Replaced Package Diagram of 51-85180 from ** to *A Updated the Ordering Information.
*D	480124	See ECN	VKN	Added the Maximum Rating for Supply Voltage on $V_{\rm DDQ}$ Relative to GND. Updated the Ordering Information table.
*E	1078184	See ECN	VKN	Corrected write timing diagram on page 12
*F	2633279	01/15/2009	NXR/AESA	Updated Ordering Information and data sheet template.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

D	ro	d١	IC	te
_			10.	

PSoC psoc.cypress.com
Clocks & Buffers clocks.cypress.com
Wireless wireless.cypress.com
Memories memory.cypress.com
Image Sensors image.cypress.com

PSoC Solutions

General psoc.cypress.com/solutions
Low Power/Low Voltage psoc.cypress.com/low-power
Precision Analog psoc.cypress.com/precision-analog
LCD Drive psoc.cypress.com/lcd-drive
CAN 2.0b psoc.cypress.com/can
USB psoc.cypress.com/usb

© Cypress Semiconductor Corporation, 2004-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05516 Rev. *F

Revised January 15, 2009

Page 22 of 22