

---

## Features

- One of a Family of Devices with User Memories from 1-Kbit to 256-Kbit
- 64-Kbit (8-Kbyte) EEPROM User Memory
  - Sixteen 512-byte (4-Kbit) Zones
  - Self-timed Write Cycle
  - Single Byte or 128-byte Page Write Mode
  - Programmable Access Rights for Each Zone
- 2-Kbit Configuration Zone
  - 37-byte OTP Area for User-defined Codes
  - 160-byte Area for User-defined Keys and Passwords
- High Security Features
  - 64-bit Mutual Authentication Protocol (Under License of ELVA)
  - Encrypted Checksum
  - Stream Encryption
  - Four Key Sets for Authentication and Encryption
  - Eight Sets of Two 24-bit Passwords
  - Anti-tearing Function
  - Voltage and Frequency Monitor
- Smart Card Features
  - ISO 7816 Class A (5V) or Class B (3V) Operation
  - ISO 7816-3 Asynchronous T = 0 Protocol (Gemplus® Patent) \*
  - Supports Protocol and Parameters Selection for Faster Operation
  - Multiple Zones, Key Sets and Passwords for Multi-application Use
  - Synchronous 2-wire Serial Interface for Faster Device Initialization \*
  - Programmable 8-byte Answer-To-Reset Register
  - ISO 7816-2 Compliant Modules
- Embedded Application Features
  - Low Voltage Operation: 2.7V to 5.5V
  - Secure Nonvolatile Storage for Sensitive System or User Information
  - 2-wire Serial Interface
  - 1.0 MHz Compatibility for Fast Operation
  - Standard 8-lead Plastic Packages, Green Compliant (exceeds RoHS)
  - Same Pinout as 2-wire Serial EEPROMs
- High Reliability
  - Endurance: 100,000 Cycles
  - Data Retention: 10 years
  - ESD Protection: 4,000V min

\* **Note:** Modules available with either T=0 / 2-wire modes or 2-wire mode only.



---

## CryptoMemory 64 Kbit

---

### AT88SC6416C

## Summary



Table 1. Pin Assignments

Pad	Description	ISO Module	TWI Module	“SOIC PDIP”
V <sub>CC</sub>	Supply Voltage	C1	C1	8
GND	Ground	C5	C5	4
SCL/CLK	Serial Clock Input	C3	C3	6
SDA/IO	Serial Data Input/Output	C7	C7	5
RST	Reset Input	C2	NC	NC

Figure 1. Pin Configuration



## 1. Description

The AT88SC6416C member of the CryptoMemory<sup>®</sup> family is a high-performance secure memory providing 64 Kbits of user memory with advanced security and cryptographic features built in. The user memory is divided into 16 512-byte zones, each of which may be individually set with different security access rights or effectively combined together to provide space for one to sixteen data files.

### 1.1. Smart Card Applications

The AT88SC6416C provides high security, low cost, and ease of implementation without the need for a microprocessor operating system. The embedded cryptographic engine provides for dynamic and symmetric mutual authentication between the device and host, as well as performing stream encryption for all data and passwords exchanged between the device and host. Up to four unique key sets may be used for these operations. The AT88SC6416C offers the ability to communicate with virtually any smart card reader using the asynchronous T = 0 protocol (Gemplus Patent) defined in ISO 7816-3. Communication speeds up to 153,600 baud are supported by utilizing ISO 7816-3 Protocol and Parameter Selection.

### 1.2. Embedded Applications

Through dynamic and symmetric mutual authentication, data encryption, and the use of encrypted checksums, the AT88SC6416C provides a secure place for storage of sensitive information within a system. With its tamper detection circuits, this information remains safe even under attack. A 2-wire serial interface running at 1.0 MHz is used for fast and efficient communications with up to 15 devices that may be individually addressed. The AT88SC6416C is available in industry standard 8-lead packages with the same familiar pinout as 2-wire serial EEPROMs.

Figure 2. Block Diagram



## 2. Pin Descriptions

### 2.1. Supply Voltage ( $V_{CC}$ )

The  $V_{CC}$  input is a 2.7V to 5.5V positive voltage supplied by the host.

### 2.2. Clock (SCL/CLK)

In the asynchronous  $T = 0$  protocol, the SCL/CLK input is used to provide the device with a carrier frequency  $f$ . The nominal length of one bit emitted on I/O is defined as an “elementary time unit” (ETU) and is equal to  $372/f$ . When the synchronous protocol is used, the SCL/CLK input is used to positive edge clock data into the device and negative edge clock data out of the device.

### 2.3. Reset (RST)

The AT88SC6416C provides an ISO 7816-3 compliant asynchronous answer to reset sequence. When the reset sequence is activated, the device will output the data programmed into the 64-bit answer-to-reset register. An internal pull-up on the RST input pad allows the device to be used in synchronous mode without bonding RST. The AT88SC6416C does not support the synchronous answer-to-reset sequence.

### 2.4. Serial Data (SDA/IO)

The SDA pin is bidirectional for serial data transfer. This pin is open-drain driven and may be wired with any number of other open drain or open collector devices. An external pull-up resistor should be connected between SDA and  $V_{CC}$ . The value of this resistor and the system capacitance loading the SDA bus will determine the rise time of SDA. This rise time will determine the maximum frequency during read operations. Low value pull-up resistors will allow higher frequency operations while drawing higher average power. SDA/IO information applies to both asynchronous and synchronous protocols.

When the synchronous protocol is used, the SCL/CLK input is used to positive edge clock data into the device and negative edge clock data out of the device.



### 3. \*Absolute Maximum Ratings

Operating Temperature.....	-40°C to +85°C
Storage Temperature .....	-65°C to + 150°C
Voltage on Any Pin with Respect to Ground .....	- 0.7 to $V_{CC}$ +0.7V
Maximum Operating Voltage.....	6.0V
DC Output Current .....	5.0 mA

\*NOTICE: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

Table 2. DC Characteristics

Applicable over recommended operating range from  $V_{CC} = +2.7$  to 5.5V,  $T_{AC} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  (unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Typ	Max	Units
$V_{CC}^{(2)}$	Supply Voltage		2.7		5.5	V
$I_{CC}$	Supply Current ( $V_{CC} = 5.5\text{V}$ )	Async READ at 3.57MHz			5	mA
$I_{CC}$	Supply Current ( $V_{CC} = 5.5\text{V}$ )	Async WRITE at 3.57MHz			5	mA
$I_{CC}$	Supply Current ( $V_{CC} = 5.5\text{V}$ )	Synch READ at 1MHz			5	mA
$I_{CC}$	Supply Current ( $V_{CC} = 5.5\text{V}$ )	Synch WRITE at 1MHz			5	mA
$I_{SB}$	Standby Current ( $V_{CC} = 5.5\text{V}$ )	$V_{IN} = V_{CC}$ or GND			1	mA
$V_{IL}^{(1)}$	SDA/IO Input Low Threshold		0		$V_{CC} \times 0.2$	V
$V_{IL}^{(1)}$	SCL/CLK Input Low Threshold		0		$V_{CC} \times 0.2$	V
$V_{IL}^{(1)}$	RST Input Low Threshold		0		$V_{CC} \times 0.2$	V
$V_{IH}^{(1)(2)}$	SDA/IO Input High Threshold		$V_{CC} \times 0.7$		$V_{CC}$	V
$V_{IH}^{(1)(2)}$	SCL/CLK Input High Threshold		$V_{CC} \times 0.7$		$V_{CC}$	V
$V_{IH}^{(1)(2)}$	RST Input High Threshold		$V_{CC} \times 0.7$		$V_{CC}$	V
$I_{IL}$	SDA/IO Input Low Current	$0 < V_{IL} < V_{CC} \times 0.15$			15	$\mu\text{A}$
$I_{IL}$	SCL/CLK Input Low Current	$0 < V_{IL} < V_{CC} \times 0.15$			15	$\mu\text{A}$
$I_{IL}$	RST Input Low Current	$0 < V_{IL} < V_{CC} \times 0.15$			50	$\mu\text{A}$
$I_{IH}$	SDA/IO Input High Current	$V_{CC} \times 0.7 < V_{IH} < V_{CC}$			20	$\mu\text{A}$
$I_{IH}$	SCL/CLK Input High Current	$V_{CC} \times 0.7 < V_{IH} < V_{CC}$			100	$\mu\text{A}$
$I_{IH}$	RST Input High Current	$V_{CC} \times 0.7 < V_{IH} < V_{CC}$			150	$\mu\text{A}$
$V_{OH}$	SDA/IO Output High Voltage	20K ohm external pull-up	$V_{CC} \times 0.7$		$V_{CC}$	V
$V_{OL}$	SDA/IO Output Low Voltage	$I_{OL} = 1\text{mA}$	0		$V_{CC} \times 0.15$	V
$I_{OH}$	SDA/IO Output High Current	$V_{OH}$			20	$\mu\text{A}$

- Notes:
- $V_{IL}$  min and  $V_{IH}$  max are reference only and are not tested.
  - To prevent Latch Up Conditions from occurring during Power Up of the AT88SCxxxxC,  $V_{CC}$  must be turned on before applying  $V_{IH}$ . For Powering Down,  $V_{IH}$  must be removed before turning  $V_{CC}$  off.

Table 3. AC Characteristics

Applicable over recommended operating range from  $V_{CC} = +2.7$  to  $5.5V$ ,  $T_{AC} = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $CL = 30pF$   
(unless otherwise noted)

Symbol	Parameter	Min	Max	Units
f <sub>CLK</sub>	Async Clock Frequency ( $V_{CC}$ Range: +4.5 - 5.5V)	1	5	MHZ
f <sub>CLK</sub>	Async Clock Frequency ( $V_{CC}$ Range: +2.7 - 3.3V)	1	4	MHZ
f <sub>CLK</sub>	Synch Clock Frequency	0	1	MHZ
	Clock Duty cycle	40	60	%
t <sub>R</sub>	Rise Time - I/O, RST		1	μS
t <sub>F</sub>	Fall Time - I/O, RST		1	μS
t <sub>R</sub>	Rise Time – CLK		9% x period	μS
t <sub>F</sub>	Fall Time – CLK		9% x period	μS
t <sub>AA</sub>	Clock Low to Data Out Valid		35	nS
t <sub>HD.STA</sub>	Start Hold Time	200		nS
t <sub>SU.STA</sub>	Start Set-up Time	200		nS
t <sub>HD.DAT</sub>	Data In Hold Time	10		nS
t <sub>SU.DAT</sub>	Data In Set-up Time	100		nS
t <sub>SU.STO</sub>	Stop Set-up Time	200		nS
t <sub>DH</sub>	Data Out Hold Time	20		nS
t <sub>WR</sub>	Write Cycle Time (at 25°C)		5	mS
t <sub>WR</sub>	Write Cycle Time (-40° to +85°C)		7	mS

## 4. Device Operation for Synchronous Protocols

**CLOCK and DATA TRANSITIONS:** The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see Figure 5 on page 7). Data changes during SCL high periods will indicate a start or stop condition as defined below.

**START CONDITION:** A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (see Figure 6 on page 7).

**STOP CONDITION:** A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (see Figure 6 on page 7).

**ACKNOWLEDGE:** All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero to acknowledge that it has received each word. This happens during the ninth clock cycle.

**MEMORY RESET:** After an interruption in protocol, power loss or system reset, any 2-wire part can be reset by following these steps:


1. Clock up to 9 cycles.
2. Look for SDA high in each cycle while SCL is high.
3. Create a start condition.



Figure 3. Bus Timing for 2 wire communications: SCL: Serial Clock, SDA – Serial Data I/O



Figure 4. Write Cycle Timing: SCL: Serial Clock, SDA – Serial Data I/O



**Note:** The write cycle time  $t_{WR}$  is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.

Figure 5. Data Validity




Figure 6. Start and Stop Definitions





Figure 7. Output Acknowledge





## 5. Device Architecture

### 5.1. User Zones

The EEPROM user memory is divided into 16 zones of 4,096 bits each. Multiple zones allow for different types of data or files to be stored in different zones. Access to the user zones is allowed only after security requirements have been met. These security requirements are defined by the user during the personalization of the device in the configuration memory. If the same security requirements are selected for multiple zones, then these zones may effectively be accessed as one larger zone.

Figure 8. User Zones

Zone		\$0	\$1	\$2	\$3	\$4	\$5	\$6	\$7
User 0	\$000								
	—	512 Bytes							
	—								
	\$1F8								
User 1 — — —	\$000								
	—								
	—								
User 14	—								
	\$1F8								
	—								
User 15	\$000								
	—	512 Bytes							
	—								
	\$1F8								

## 6. Control Logic

Access to the user zones occurs only through the control logic built into the device. This logic is configurable through access registers, key registers and keys programmed into the configuration memory during device personalization. Also implemented in the control logic is a cryptographic engine for performing the various higher-level security functions of the device.



## 7. Configuration Memory

The configuration memory consists of 2048 bits of EEPROM memory used for storing passwords, keys and codes and for defining security levels to be used for each user zone. Access rights to the configuration memory are defined in the control logic and may not be altered by the user.

Figure 9. Configuration Memory

	\$0	\$1	\$2	\$3	\$4	\$5	\$6	\$7	
\$00	Answer to Reset								Identification
\$08	Fab Code		MTZ		Card Manufacturer Code				
\$10	Lot History Code								Read Only
\$18	DCR	Identification Number Nc							Access Control
\$20	AR0	PR0	AR1	PR1	AR2	PR2	AR3	PR3	
\$28	AR4	PR4	AR5	PR5	AR6	PR6	AR7	PR7	
\$30	AR8	PR8	AR9	PR9	AR10	PR10	AR11	PR11	
\$38	AR12	PR12	AR13	PR13	AR14	PR14	AR15	PR15	
\$40	Issuer Code								
\$48									
\$50	For Authentication and Encryption use								Cryptography
\$58									
\$60									
\$68									
\$70									
\$78									
\$80									
\$88									
\$90	For Authentication and Encryption use								Secret
\$98									
\$A0									
\$A8									
\$B0	PAC	Write 0			PAC	Read 0			Password
\$B8	PAC	Write 1			PAC	Read 1			
\$C0	PAC	Write 2			PAC	Read 2			
\$C8	PAC	Write 3			PAC	Read 3			
\$D0	PAC	Write 4			PAC	Read 4			
\$D8	PAC	Write 5			PAC	Read 5			
\$E0	PAC	Write 6			PAC	Read 6			
\$E8	PAC	Write 7			PAC	Read 7			
\$F0	Reserved								Forbidden
\$F8									



## 8. Security Fuses

There are three fuses on the device that must be blown during the device personalization process. Each fuse locks certain portions of the configuration memory as OTP memory. Fuses are designed for the module manufacturer, card manufacturer and card issuer and should be blown in sequence, although all programming of the device and blowing of the fuses may be performed at one final step.

## 9. Protocol Selection

The AT88SC6416C supports two different communication protocols.

**Smart Card Applications:** The asynchronous T = 0 protocol defined by ISO 7816-3 is used for compatibility with the industry's standard smart card readers.

**Embedded Applications:** A 2-wire serial interface is used for fast and efficient communication with logic or controllers. The power-up sequence determines which of the two communication protocols will be used.

### 9.1. Asynchronous T = 0 Protocol

This power-up sequence complies with ISO 7816-3 for a cold reset in smart card applications.

- $V_{CC}$  goes high; RST, I/O-SDA and CLK-SCL are low.
- Set I/O-SDA in receive mode.
- Provide a clock signal to CLK-SCL.
- RST goes high after 400 clock cycles.

The device will respond with a 64-bit ATR code, including historical bytes to indicate the memory density within the CryptoMemory family. Once the asynchronous mode has been selected, it is not possible to switch to the synchronous mode without powering off the device.

Figure 10. Asynchronous T = 0 Protocol (Gemplus Patent)




After a successful ATR, the Protocol and Parameter Selection (PPS) protocol, as defined by ISO 7816-3, may be used to negotiate the communications speed with CryptoMemory devices 32 Kbits and larger. CryptoMemory supports D values of 1, 2, 4, 8, 12, and 16 for an F value of 372. Also supported are D values of 8 and 16 for F = 512. This allows selection of 8 communications speeds ranging from 9600 baud to 153,600 baud.

### 9.2. Synchronous 2-wire Serial Interface

The synchronous mode is the default after powering up  $V_{CC}$  due to an internal pull-up on RST. For embedded applications using CryptoMemory in standard plastic packages, this is the only communication protocol.

- Power-up  $V_{CC}$ , RST goes high also.
- After stable  $V_{CC}$ , CLK-SCL and I/O-SDA may be driven.

Figure 11. Synchronous 2-wire Protocol



**Note:** Five clock pulses must be sent before the first command is issued.

## 10. Communication Security Modes

Communications between the device and host operate in three basic modes. Standard mode is the default mode for the device after power-up. Authentication mode is activated by a successful authentication sequence. Encryption mode is activated by a successful encryption activation following a successful authentication.

Table 4. Communication Security Modes<sup>(1)</sup>

Mode	Configuration Data	User Data	Passwords	Data Integrity Check
Standard	Clear	clear	clear	MDC
Authentication	Clear	clear	encrypted	MAC
Encryption	Clear	encrypted	encrypted	MAC

**Note:** 1. Configuration data include viewable areas of the Configuration Zone except the passwords:  
MDC: Modification Detection Code  
MAC: Message Authentication Code.



## 11. Security Options

### 11.1. Anti-tearing

In the event of a power loss during a write cycle, the integrity of the device's stored data may be recovered. This function is optional: the host may choose to activate the anti-tearing function, depending on application requirements. When anti-tearing is active, write commands take longer to execute, since more write cycles are required to complete them, and data are limited to eight bytes.

Data are written first to a buffer zone in EEPROM instead of the intended destination address, but with the same access conditions. The data are then written in the required location. If this second write cycle is interrupted due to a power loss, the device will automatically recover the data from the system buffer zone at the next power-up.

In 2-wire mode, the host is required to perform ACK polling for up to 8 ms after write commands when anti-tearing is active. At power-up, the host is required to perform ACK polling, in some cases for up to 2 ms, in the event that the device needs to carry out the data recovery process.

### 11.2. Write Lock

If a user zone is configured in the write lock mode, the lowest address byte of an 8-byte page constitutes a write access byte for the bytes of that page.

**Example**

The write lock byte at \$080 controls the bytes from \$080 to \$087.

Figure 12. Write Lock Example

Address	\$0	\$1	\$2	\$3	\$4	\$5	\$6	\$7
\$080	11011001	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx
		locked	locked			locked		

The write lock byte may also be locked by writing its least significant (rightmost) bit to "0". Moreover, when write lock mode is activated, the write lock byte can only be programmed – that is, bits written to "0" cannot return to "1".

In the write lock configuration, only one byte can be written at a time. Even if several bytes are received, only the first byte will be taken into account by the device.

## 12. Password Verification

Passwords may be used to protect read and/or write access of any user zone. When a valid password is presented, it is memorized and active until power is turned off, unless a new password is presented or RST becomes active. There are eight password sets that may be used to protect any user zone. Only one password is active at a time, but write passwords give read access also.


### 12.1. Authentication Protocol

The access to a user zone may be protected by an authentication protocol. Any one of four keys may be selected to use with a user zone.

The authentication success is memorized and active as long as the chip is powered, unless a new authentication is initialized or RST becomes active. If the new authentication request is not validated, the card loses its previous authentication and it should be presented again. Only the last request is memorized.

**Note:** Password and authentication may be presented at any time and in any order. If the trials limit has been reached (after four consecutive incorrect attempts), the password verification or authentication process will not be taken into account.

Figure 13. Password and Authentication Operations



## 12.2. Checksum

The AT88SC6416C implements a data validity check function in the form of a checksum, which may function in standard, authentication or encryption modes.

In the standard mode, the checksum is implemented as a Modification Detection Code (MDC), in which the host may read a MDC from the device in order to verify that the data sent was received correctly.

In the authentication and encryption modes, the checksum becomes more powerful since it provides a bidirectional data integrity check and data origin authentication capability in the form of a Message Authentication Code (MAC). Only the host/device that carried out a valid authentication is capable of computing a valid MAC. While operating in the authentication or encryption modes, the use of a MAC is required. For an ongoing command, if the device calculates a MAC different from the MAC transmitted by the host, not only is the command abandoned but the mode is also reset. A new authentication and/or encryption activation will be required to reactivate the MAC.

## 12.3. Encryption

The data exchanged between the device and the host during read, write and verify password commands may be encrypted to ensure data confidentiality.

The issuer may choose to require encryption for a user zone by settings made in the configuration memory. Any one of four keys may be selected for use with a user zone. In this case, activation of the encryption mode is required in order to read/write data in the zone and only encrypted data will be transmitted. Even if not required, the host may elect to activate encryption provided the proper keys are known.

## 12.4. Supervisor Mode

Enabling this feature allows the holder of one specific password to gain full access to all eight password sets, including the ability to change passwords.

## 12.5. Modify Forbidden

No write access is allowed in a user zone protected with this feature at any time. The user zone must be written during device personalization prior to blowing the security fuses.

## 12.6. Program Only

For a user zone protected by this feature, data within the zone may be changed from a “1” to a “0”, but never from a “0” to a “1”.

## 13. Initial Device Programming

To enable the security features of CryptoMemory, the device must first be personalized to set up several registers and load in the appropriate passwords and keys. This is accomplished through programming the configuration memory of CryptoMemory using simple write and read commands. To gain access to the configuration memory, the secure code must first be successfully presented. For the AT88SC6416C device, the secure code is \$F7 62 0B. After writing and verifying data in the configuration memory, the security fuses must be blown to lock this information in the device. For additional information on personalizing CryptoMemory, please see the application notes *Programming CryptoMemory for Embedded Applications and Initializing CryptoMemory for Smart Card Applications* (at [www.Atmel.com](http://www.Atmel.com)).

## 14. Ordering Information

Ordering Code	Package	Voltage Range	Temperature Range
AT88SC6416C-MJ AT88SC6416C-MJTG	M2 – J Module - ISO M2 – J Module - TWI	2.7V–5.5V	Commercial (0°C–70°C)
AT88SC6416C-PU AT88SC6416C-SU	8P3 8S1	2.7V–5.5V	Green compliant (exceeds RoHS)/Industrial (–40°C–85°C)
AT88SC6416C-WI	7 mil wafer	2.7V–5.5V	Industrial (–40°C–85°C)

Package Type <sup>(1)(2)</sup>	Description
M2 – J Module : ISO or TWI	M2 ISO 7816 Smart Card Module
8P3	8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline Package (JEDEC SOIC)

- Note:**
1. Formal drawings may be obtained from an Atmel sales office.
  2. The J Module Package is used for either ISO (T=0 / 2-wire mode) or TWI (2-wire mode only).



## 15. Packaging Information

**Ordering Code: MJ or MJTG**




Module Size: **M2**  
Dimension\*: 12.6 x 11.4 [mm]  
Glob Top: Round -  $\varnothing$  8.5 [mm]  
Thickness: 0.58 [mm]  
Pitch: 14.25 mm

**\*Note:** The module dimensions listed refer to the dimensions of the exposed metal contact area. The actual dimensions of the module after excise or punching from the carrier tape are generally 0.4 mm greater in both directions (i.e., a punched M2 module will yield 13.0 x 11.8 mm).



15.1. Ordering Code: SU


8S1 – JEDEC SOIC





15.2. Ordering Code: PU

8P3 – PDIP



Appendix A. Revision History

Doc. Rev.	Date	Comments
5015KS	08/2009	Updated TWI module informaiton
5015JS	08/2009	Updated pin assignments and configuration figure Added note under features Updated Absolute Maximum Ratings Ordering code, package type and note updated Packaging Information – added “or MJTG”
5015JS	02/2009	Features Section – add 'Green compliant (exceeds RoHS) to end of 'Standard 8-lead Plastic Packages' bullet. Added Note to DC Characteristics table and applied to V <sub>CC</sub> and all 3 instances of V <sub>IH</sub> symbols in table. Ordering Information page: Add 'Green compliant (exceeds RoHS) to middle row of Temperature Range Replace 'Lead-free/Halogen-free. Keep industrial Updated to 2009 Copyright.
5015IS	01/2009	Removed P module offering.
5015HS	11/2008	Updated timing diagrams.
5015GS	04/2007	Final release version.
5015GS	03/2007	Implemented revision history. Removed Industrial package offerings. Removed 8Y4 package offering. Replaced User Zone, Configuration Memory, and Write Lock Example tables with new information.





## Headquarters

---

**Atmel Corporation**  
2325 Orchard Parkway  
San Jose, CA 95131  
USA  
Tel: 1(408) 441-0311  
Fax: 1(408) 487-2600

## International

---

**Atmel Asia**  
Unit 1-5 & 16, 19/F  
BEA Tower, Millennium City 5  
418 Kwun Tong Road  
Kwun Tong, Kowloon  
Hong Kong  
Tel: (852) 2245-6100  
Fax: (852) 2722-1369

**Atmel Europe**  
Le Krebs  
8, Rue Jean-Pierre Timbaud  
BP 309  
78054 Saint-Quentin-en-  
Yvelines Cedex  
France  
Tel: (33) 1-30-60-70-00  
Fax: (33) 1-30-60-71-11

**Atmel Japan**  
9F, Tonetsu Shinkawa Bldg.  
1-24-8 Shinkawa  
Chuo-ku, Tokyo 104-0033  
Japan  
Tel: (81) 3-3523-3551  
Fax: (81) 3-3523-7581

## Product Contact

---

**Web Site**  
[www.atmel.com](http://www.atmel.com)

**Technical Support**  
[securemem@atmel.com](mailto:securemem@atmel.com)

**Sales Contact**  
[www.atmel.com/contacts](http://www.atmel.com/contacts)

**Literature Requests**  
[www.atmel.com/literature](http://www.atmel.com/literature)

---

**Disclaimer:** The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. **EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.** Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2009 Atmel Corporation. All rights reserved. Atmel®, Atmel logo and combinations thereof, CryptoMemory® and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.