

## 74FR245

### Octal Bidirectional Transceiver with TRI-STATE® Outputs

#### General Description

The 74FR245 contains eight non-inverting bidirectional buffers with TRI-STATE outputs and is intended for bus-oriented applications. Current sinking capability is 64 mA on both the A and B ports. The Transmit/Receive (T/R) input determines the direction of data flow through the bidirectional transceiver. Transmit (active HIGH) enables data from A ports to B ports; Receive (active LOW) enables data from B ports to A ports. The Output Enable input, when HIGH, disables both A and B ports by placing them in a High Z condition.

#### Features


- Non-inverting buffers
- Bidirectional data path
- A and B output sink capability of 64 mA, source capability of 15 mA
- Guaranteed 4000V minimum ESD protection
- Guaranteed pin to pin skew

#### Ordering Code: See Section 11

Commercial	Package Number	Package Description
74FR245PC	N20A	20-Lead (0.300" Wide) Molded Dual-In-Line
74FR245SC (Note 1)	M20B	20-Lead (0.300" Wide) Molded Small Outline, JEDEC
74FR245SJ (Note 1)	M20D	20-Lead (0.300" Wide) Molded Small Outline, EIAJ


Note 1: Devices also available in 13" reel. Use suffix = SCX and SJX.

#### Logic Symbol



TL/F/10887-1

#### Connection Diagram



TL/F/10887-2

## Pin Descriptions


Pin Names	Description
$\overline{OE}$	Output Enable Input (Active LOW)
T/ $\overline{R}$	Transmit/Receive Input
A <sub>0</sub> -A <sub>7</sub>	Side A Inputs or TRI-STATE Outputs
B <sub>0</sub> -B <sub>7</sub>	Side B Inputs or TRI-STATE Outputs

## Truth Table

Inputs		Output
$\overline{OE}$	T/ $\overline{R}$	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	High Z State

H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Immaterial

## Logic Diagram



TL/F/10687-3

**Absolute Maximum Ratings** (Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	
Ceramic	-55°C to +175°C
Plastic	-55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V <sub>CC</sub> = 0V)	
Standard Output	-0.5V to V <sub>CC</sub>
TRI-STATE Output	-0.5V to +5.5V

Current Applied to Output in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)
ESD Last Passing Voltage (Min)	4000V

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

**Note 2:** Either voltage limit or current limit is sufficient to protect inputs.

**Recommended Operating Conditions**

Free Air Ambient Temperature	
Commercial	0°C to +70°C
Supply Voltage	
Commercial	+4.5V to +5.5V

**DC Electrical Characteristics**

Symbol	Parameter	74FR			Units	V <sub>CC</sub>	Conditions
		Min	Typ	Max			
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
V <sub>IL</sub>	Input LOW Voltage			0.8	V		Recognized LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage	2.4			V	Min	I <sub>OH</sub> = -3 mA (A <sub>n</sub> , B <sub>n</sub> )
		2.0			V	Min	I <sub>OH</sub> = -15 mA (A <sub>n</sub> , B <sub>n</sub> )
V <sub>OL</sub>	Output LOW Voltage			0.55	V	Min	I <sub>OL</sub> = 64 mA (A <sub>n</sub> , B <sub>n</sub> )
I <sub>IH</sub>	Input HIGH Current			5	μA	Max	V <sub>IN</sub> = 2.7V (OE, T/R)
I <sub>BVI</sub>	Input HIGH Current Breakdown Test			7	μA	Max	V <sub>IN</sub> = 7.0V (OE, T/R)
I <sub>BVIT</sub>	Input HIGH Current Breakdown Test (I/O)			100	μA	Max	V <sub>IN</sub> = 5.5V (A <sub>n</sub> , B <sub>n</sub> )
I <sub>IL</sub>	Input LOW Current			-250	μA	Max	V <sub>IN</sub> = 0.5V (OE, T/R)
V <sub>ID</sub>	Input Leakage Test	4.75			V	0.0	I <sub>ID</sub> = 1.9 μA All Other Pins Grounded
I <sub>OD</sub>	Output Circuit Leakage Current			3.75	μA	0.0	V <sub>IOD</sub> = 150 mV All Other Pins Grounded
I <sub>IH</sub> + I <sub>OZH</sub>	Output Leakage Current			25	μA	Max	V <sub>OUT</sub> = 2.7V (A <sub>n</sub> , B <sub>n</sub> )
I <sub>IL</sub> + I <sub>OZL</sub>	Output Leakage Current			-150	μA	Max	V <sub>OUT</sub> = 0.5V (A <sub>n</sub> , B <sub>n</sub> )
I <sub>OS</sub>	Output Short-Circuit Current	-100		-225	mA	Max	V <sub>OUT</sub> = 0.0V (A <sub>n</sub> , B <sub>n</sub> )
I <sub>CEX</sub>	Output High Leakage Current			50	μA	Max	V <sub>OUT</sub> = V <sub>CC</sub> (A <sub>n</sub> , B <sub>n</sub> )
I <sub>ZZ</sub>	Bus Drainage Test			100	μA	0.0	V <sub>OUT</sub> = 5.25V (A <sub>n</sub> , B <sub>n</sub> )
I <sub>CCH</sub>	Power Supply Current		55	75	mA	Max	All Outputs HIGH
I <sub>CCL</sub>	Power Supply Current		75	110	mA	Max	All Outputs LOW
I <sub>CCZ</sub>	Power Supply Current		55	75	mA	Max	Outputs TRI-STATE
C <sub>IN</sub>	Input Capacitance		8.0		pF	5.0	OE, T/R
			17.0		pF	5.0	A <sub>n</sub> , B <sub>n</sub>

**AC Electrical Characteristics:** See Section 2 for waveforms and load configurations

Symbol	Parameter	74FR			74FR		Units	Fig. No.
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50\text{ pF}$			$T_A = \text{Comm}$ $V_{CC} = \text{Comm}$ $C_L = 50\text{ pF}$			
		Min	Typ	Max	Min	Max		
$t_{PLH}$ $t_{PHL}$	Propagation Delay $A_n$ to $B_n$ or $B_n$ to $A_n$	1.0 1.0	2.6 1.7	3.9 3.9	1.0 1.0	3.9 3.9	ns	2-3
$t_{PZH}$ $t_{PZL}$	Output Enable Time	2.5 2.5	5.0 4.3	7.0 7.0	2.5 2.5	7.0 7.0	ns	2-5
$t_{PHZ}$ $t_{PLZ}$	Output Disable Time	1.7 1.7	3.7 3.6	6.5 6.5	1.7 1.7	6.5 6.5	ns	2-5

**Extended AC Characteristics:** See Section 2 for waveforms and load configurations

Symbol	Parameter	74FR		74FR		Units	Fig. No.
		$T_A = \text{Comm}$ $V_{CC} = \text{Comm}$ $C_L = 50\text{ pF}$ Eight Outputs Switching (Note 2)		$T_A = \text{Comm}$ $V_{CC} = \text{Comm}$ $C_L = 250\text{ pF}$ (Note 3)			
		Min	Max	Min	Max		
$t_{PLH}$ $t_{PHL}$	Propagation Delay $A_n$ to $B_n$ or $B_n$ to $A_n$	1.0 1.0	5.9 5.9	2.5 2.5	7.5 7.5	ns	2-3
$t_{PZH}$ $t_{PZL}$	Output Enable Time	2.5 2.5	11.9 11.9			ns	2-5
$t_{PHZ}$ $t_{PLZ}$	Output Disable Time	1.3 1.3	6.5 6.5			ns	2-5
$t_{OSHL}$ (Note 1)	Pin to Pin Skew for HL Transitions		1.7			ns	
$t_{OSLH}$ (Note 1)	Pin to Pin Skew for LH Transitions		1.0			ns	
$t_{OST}$ (Note 1)	Pin to Pin Skew for HL/LH Transitions		3.3			ns	

**Note 1:** Skew is defined as the absolute value of the difference between the actual propagation delays for any two outputs of the same device. The specification applies to any outputs switching high to low ( $t_{OSHL}$ ), low to high ( $t_{OSLH}$ ), or high to low and/or low to high ( $t_{OST}$ ). Specifications guaranteed with all outputs switching in phase.

**Note 2:** This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase, i.e., all low-to-high, high-to-low, TRI-STATE-to-high, etc.

**Note 3:** These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.