

SN55ALS161, SN75ALS161

OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

SLLS019D – JUNE 1986 – REVISED MAY 1995

SUITABLE FOR IEEE STANDARD 488-1978 (GPIO)†

- 8-Channel Bidirectional Transceiver
- Designed to Implement Control Bus Interface
- Designed for Single Controller
- High-Speed Advanced Low-Power Schottky Circuitry
- Low Power Dissipation:
SN55ALS161 . . . 59 mW Max Per Channel
SN75ALS161 . . . 46 mW Max Per Channel
- Fast Propagation Times:
SN55ALS161 . . . 25 ns Max
SN75ALS161 . . . 20 ns Max
- High-Impedance pnp Inputs
- Receiver Hysteresis:
SN55ALS161 . . . 550 mV Typ
SN75ALS161 . . . 650 mV Typ
- Bus-Terminating Resistors Provided on Driver Outputs
- No Loading of Bus When Device Is Powered Down ($V_{CC} = 0$)
- Power-Up/Power-Down Protection (Glitch Free)

description

The SN55ALS161 and SN75ALS161 eight-channel general-purpose interface bus transceivers are monolithic, high-speed, advanced low-power Schottky process devices designed to provide the bus-management and data-transfer signals between operating units of a single controller instrumentation system. When combined with the SN55ALS160 and SN75ALS160 octal bus transceivers, the 'ALS161 provides the complete 16-wire interface for the IEEE 488 bus.


The SN55ALS161 and SN75ALS161 feature eight driver-receiver pairs connected in a front-to-back configuration to form input/output (I/O) ports at both the bus and terminal sides. The direction of data through these driver-receiver pairs is determined by the DC and TE enable signals.

The driver outputs general-purpose interface bus (GPIO I/O ports) feature active bus-terminating resistor circuits designed to provide a high impedance to the bus when $V_{CC} = 0$. The drivers are designed to handle loads up to 48 mA of sink current. Each receiver features pnp transistor inputs for high input impedance and hysteresis of 400 mV on the commercial part, 250 mV on the military part minimum for increased noise immunity. All receivers have 3-state outputs to present a high impedance to the terminal when disabled.


† The transceivers are suitable for IEEE Standard 488 applications to the extent of the operating conditions and characteristics specified in this data sheet. Certain limits contained in the IEEE specification are not met or cannot be tested over the entire military temperature range.

PRODUCTION DATA Information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

SN55ALS161 . . . J OR W PACKAGE
SN75ALS161 . . . DW OR N PACKAGE
(TOP VIEW)



SN55ALS161 . . . FK PACKAGE
(TOP VIEW)



CHANNEL IDENTIFICATION TABLE

NAME	IDENTITY	CLASS
DC	Direction Control	
TE	Talk Enable	Control
ATN	Attention	
SRQ	Service Request	
REN	Remote Enable	Bus Management
IFC	Interface Clear	
EOI	End or Identify	
DAV	Data Valid	
NDAC	Not Data Accepted	Data Transfer
NRFD	Not Ready for Data	

Copyright © 1995, Texas Instruments Incorporated

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

2-383


SN55ALS161, SN75ALS161 OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

SLLS019D - JUNE 1986 - REVISED MAY 1995

description (continued)

The SN55ALS161 is characterized for operation from -55°C to 125°C . The SN75ALS161 is characterized for operation from 0°C to 70°C .

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

▽ Designates 3-state outputs

⊖ Designates passive-pullup outputs

logic diagram (positive logic)



SN55ALS161, SN75ALS161
OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

SLLS019D - JUNE 1986 - REVISED MAY 1995

RECEIVE/TRANSMIT FUNCTION TABLE

CONTROLS			BUS-MANAGEMENT CHANNELS				DATA-TRANSFER CHANNELS			
DC	TE	ATN [†]	ATN [†]	SRQ	REN	IFC	EOI	DAV	NDAC	NRFD (controlled by TE)
H	H	H	R	T	R	R	T	T	R	R
H	H	L					R			
L	L	H	T	R	T	T	R	R	T	T
L	L	L					T			
H	L	X	R	T	R	R	R	R	T	T
L	H	X	T	R	T	T	T	T	R	R

H = high level, L = low level, R = receive, T = transmit, X = irrelevant

Direction of data transmission is from the terminal side to the bus side, and the direction of data receiving is from the bus side to the terminal side. Data transfer is noninverting in both directions.

[†] ATN is a normal transceiver channel that functions additionally as an internal direction control or talk enable for EOI whenever the DC and TE inputs are in the same state. When DC and TE are in opposite states, the ATN channel functions as an independent transceiver only.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN55ALS161, SN75ALS161 OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

SLLS019D – JUNE 1986 – REVISED MAY 1995

schematics of inputs and outputs



SN55ALS161, SN75ALS161
OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

SLLS019D - JUNE 1986 - REVISED MAY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC} (see Note 1)	7 V
Input voltage, V_I	5.5 V
Low-level driver output current, I_{OL}	100 mA
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A : SN55ALS161	-55°C to 125°C
SN75ALS161	0°C to 70°C
Storage temperature range, T_{STG}	-65°C to 150°C
Case temperature for 60 seconds: FK package, T_C	260°C
Lead temperature 1.6 mm (1/16 inch) from the case for 60 seconds: J or W package	300°C
Lead temperature 1.6 mm (1/16 inch) from the case for 10 seconds: DW or N package	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ C$ POWER RATING	OPERATING FACTOR	$T_A = 70^\circ C$ POWER RATING	$T_A = 125^\circ C$ POWER RATING
DW	1125 mW	9.0 mW/°C	720 mW	—
FK	1375 mW	11.0 mW/°C	880 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	275 mW
N	1150 mW	9.2 mW/°C	736 mW	—
W	1000 mW	8.0 mW/°C	640 mW	200 mW

SN55ALS161 recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V_{CC}		4.75	5	5.25	V
High-level input voltage, V_{IH}	TE and DC at $T_A = -55^\circ C$ to 125°C	2			V
	Bus and terminal at $T_A = 25^\circ C$ to 125°C	2			
	Bus and terminal at $T_A = -55^\circ C$	2.1			
Low-level input voltage, V_{IL}	TE and DC at $T_A = -55^\circ C$ to 125°C			0.8	V
	Bus and terminal at $T_A = 25^\circ C$ to -55°C			0.8	
	Bus and terminal at $T_A = 125^\circ C$			0.7	
High-level output current, I_{OH}	Bus ports with pullups active ($V_{CC} = 5$ V)			-5.2	mA
	Terminal ports			-800	μA
Low-level output current, I_{OL}	Bus ports			48	mA
	Terminal ports			16	
Operating free-air temperature, T_A		-55		125	°C



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN55ALS161, SN75ALS161 OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

SLLS019D – JUNE 1986 – REVISED MAY 1995

SN75ALS161 recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V_{CC}		4.75	5	5.25	V
High-level input voltage, V_{IH}		2			V
Low-level input voltage, V_{IL}				0.8	V
High-level output current, I_{OH}	Bus ports with pullups active			-5.2	mA
	Terminal ports			-800	μ A
Low-level output current, I_{OL}	Bus ports			48	mA
	Terminal ports			16	
Operating free-air temperature, T_A		0	70		$^{\circ}$ C

SN55ALS161, SN75ALS161
OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

SLLS019D – JUNE 1986 – REVISED MAY 1995

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITION [†]	SN55ALS161			SN75ALS161		
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX
V _{IK} Input clamp voltage	I _I = -18 mA	-0.8	-1.5	-0.8	-1.5	-0.8	-1.5
V _{Hys} Hysteresis voltage (V _{IT+} - V _{IT-})	Bus				0.4	0.65	V
V _{CC}	V _{CC} = 5 V, Bus	T _A = -55°C and 25°C	0.4	0.55			
V _{CC}	V _{CC} = 5 V, Bus	T _A = 125°C	0.25				V
V _{OH} [§] High-level output voltage	Terminal	I _{OH} = -800 μ A			2.7	3.5	
V _{OH} [§]	Bus	I _{OH} = -5.2 mA, I _{OL} = 16 mA,	V _{CC} = 5 V (SN55)	2.2	2.7	3.5	V
V _{OL} Low-level output voltage	Terminal	I _{OL} = 48 mA,	V _{CC} = MIN	0.3	0.5	0.3	0.5
V _{OL}	Bus		T _A = -55°C and 25°C (SN55)	0.35	0.5	0.35	0.5
I _I Input current at maximum input voltage	Terminal	V _I = 5.5 V, V _{CC} = MAX		0.2	100	0.2	100
I _{IH} High-level input current	Terminal	V _I = 2.7 V, and control inputs	V _{CC} = MAX	0.1	20	0.1	20
I _{IL} Low-level input current	V _I = 0.5 V, V _{CC} = 5 V (SN55)	Driver disabled, I _{I(bus)} = 0	I _{I(bus)} = -12 mA	-30	-100	-10	-100
V _{I/O} Voltage at GPIB I/O port		V _I = 0.5 V, V _{CC} = 5 V (SN55)	V _I (bus) = -1.5 V to 0.4 V	-1.3	-1.3	-1.5	-1.5
I _{I/O} Current into GPIB I/O port	Power on	Driver disabled, V _{CC} = 5 V (SN55)	V _I (bus) = 0.4 V to 2.5 V	0	-3.2	0	-3.2
I _{I/O}			V _I (bus) = 2.5 V to 3.7 V		2.5	3	2.5
I _{I/O}			V _I (bus) = 3.7 V to 5 V	0	-3.2	-3.2	-3.2
I _{I/O}	Power off	V _{CC} = 0	V _I (bus) = 5 V to 5.5 V	0.7	2.5	0	2.5
I _{I/O}	Terminal	V _{CC} = MAX	V _I (bus) = 0 to 2.5 V		40	40	μ A
I _{I/O}	Bus			-16	-35	-35	-3.2
I _{I/O}				-25	-50	-25	-3.2
I _{I/O}					-50	-125	-125
I _{I/O}						-50	-50
I _{I/O}						-75	-75
I _{I/O}						mA	mA
I _{OS} [§] Short-circuit output current	No load,	T _E and DC low,	V _{CC} = MAX	55	90	55	75
C _{I/O} GPIB I/O port capacitance	V _{CC} = 0 to 5 V, f = 1 MHz			30	30	30	pF

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§]V_{OH} and I_{OS} apply to 3-state outputs only.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN55ALS161, SN75ALS161 OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

SLLS019D – JUNE 1986 – REVISED MAY 1995

SN55ALS161 switching characteristics, $V_{CC} = 5$ V and $C_L = 50$ pF (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	TAT	MIN	TYP†	MAX	UNIT
t _{PLH} Propagation delay time, low- to high-level output	Terminal	Bus (Except SRQ, NDAC, and NRFD)	See Figure 1	25°C	10	17		ns
t _{PHL} Propagation delay time, high- to low-level output				Full range		20		
t _{PLH} Propagation delay time, low- to high-level output				25°C	10	14		
t _{PHL} Propagation delay time, high- to low-level output				Full range		16		
t _{PLH} Propagation delay time, low- to high-level output	Terminal	Bus (NRFD, SRQ, NDAC)	See Figure 2	25°C		25		ns
t _{PHL} Propagation delay time, high- to low-level output				Full range		30		
t _{PLH} Propagation delay time, low- to high-level output				25°C	10	14		
t _{PHL} Propagation delay time, high- to low-level output				Full range		16		
t _{PZH} Output enable time to high level	TE or DC	Bus (ATN, REN, IFC, and DAV)	See Figure 3	25°C	10	15		ns
t _{PHZ} Output disable time from high level				Full range		18		
t _{PZL} Output enable time to low level				25°C	10	15		
t _{PLZ} Output disable time from low level				Full range		18		
t _{PZH} Output enable time to high level				25°C	20	30		
t _{PHZ} Output disable time from high level				Full range		41		
t _{PZL} Output enable time to low level				25°C	8	14		
t _{PLZ} Output disable time from low level				Full range		16		
t _{PZH} Output enable time to high level	TE or DC	Bus (EOI)	See Figure 3	25°C	16	28		ns
t _{PHZ} Output disable time from high level				Full range		34		
t _{PZL} Output enable time to low level				25°C	10	19		
t _{PLZ} Output disable time from low level				Full range		24		
t _{PZH} Output enable time to high level				25°C	24	30		
t _{PHZ} Output disable time from high level				Full range		48		
t _{PZL} Output enable time to low level				25°C	13	19		
t _{PLZ} Output disable time from low level				Full range		25		
t _{PZH} Output enable time to high level	TE or DC	Terminal	See Figure 4	25°C	21	35		ns
t _{PHZ} Output disable time from high level				Full range		43		
t _{PZL} Output enable time to low level				25°C	13	20		
t _{PLZ} Output disable time from low level				Full range		27		
t _{PZH} Output enable time to high level				25°C	24	36		
t _{PHZ} Output disable time from high level				Full range		50		
t _{PZL} Output enable time to low level				25°C	12	20		
t _{PLZ} Output disable time from low level				Full range		33		

† Full range is –55°C to 125°C.

‡ All typical values are at $V_{CC} = 5$ V.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN75ALS161 switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 5\text{ V}$**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
t_{PLH} Propagation delay time, low- to high-level output	Terminal	Bus	$C_L = 30\text{ pF}$, See Figure 1	10	20		ns
t_{PHL} Propagation delay time, high- to low-level output				12	20		
t_{PLH} Propagation delay time, low- to high-level output	Bus	Terminal	$C_L = 30\text{ pF}$, See Figure 2	5	10		ns
t_{PHL} Propagation delay time, high- to low-level output				7	14		
t_{PZH} Output enable time to high level	TE or DC	Bus (ATN, EOI, REN, IFC, and DAV)	$C_L = 15\text{ pF}$, See Figure 3	30			ns
t_{PHZ} Output disable time from high level				20			
t_{PZL} Output enable time to low level				45			
t_{PLZ} Output disable time from low level				20			
t_{PZH} Output enable time to high level	TE or DC	Terminal	$C_L = 15\text{ pF}$, See Figure 4	30			ns
t_{PHZ} Output disable time from high level				25			
t_{PZL} Output enable time to low level				30			
t_{PLZ} Output disable time from low level				25			

† All typical values are at $T_A = 25^\circ\text{C}$.

PARAMETER MEASUREMENT INFORMATION




Figure 1. Terminal-to-Bus Load Circuit and Voltage Waveforms

[] denotes the SN55ALS161 military test conditions.

NOTES: A. C_L includes probe and jig capacitance.


B. The input pulse is supplied by a generator having the following characteristics: PRR $\leq 1\text{ MHz}$, 50% duty cycle, $t_r \leq 6\text{ ns}$, $t_f \leq 6\text{ ns}$, $Z_O = 50\Omega$.

Figure 2. Bus-to-Terminal Load Circuit and Voltage Waveforms


SN55ALS161, SN75ALS161 OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

SLLS019D - JUNE 1986 - REVISED MAY 1995

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT




VOLTAGE WAVEFORMS

Figure 3. Bus Load Circuit and Voltage Waveforms



LOAD CIRCUIT



VOLTAGE WAVEFORMS

Figure 4. Terminal Load Circuit and Voltage Waveforms

[] denotes the SN55ALS161 military test conditions.

NOTES: A. C_L includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR < 1 MHz, 50% duty cycle, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_0 = 50 \Omega$.

SN55ALS161, SN55ALS161
OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

SLLS019D – JUNE 1986 – REVISED MAY 1995

TYPICAL CHARACTERISTICS




Figure 5




Figure 6




Figure 7

SN55ALS161, SN75ALS161 OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

SLLS019D - JUNE 1986 - REVISED MAY 1995

TYPICAL CHARACTERISTICS




Figure 8




Figure 9




Figure 10




Figure 11