

October 1997

### Features

- 33A and 40A, 60V and 100V
- $r_{DS(ON)} = 0.055\Omega$  and  $0.08\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Related Literature
  - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

### Ordering Information

PART NUMBER	PACKAGE	BRAND
IRF150	TO-204AE	IRF150
IRF151	TO-204AE	IRF151
IRF152	TO-204AE	IRF152
IRF153	TO-204AE	IRF153


NOTE: When ordering, include the entire part number.

### Description

These are N-Channel enhancement mode silicon gate power field effect transistors. They are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. These types can be operated directly from integrated circuits.


Formerly Developmental Type TA17421.

### Symbol



### Packaging

JEDEC TO-204AE



# IRF150, IRF151, IRF152, IRF153

## Absolute Maximum Ratings $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified

		IRF150	IRF151	IRF152	IRF153	UNITS
Drain to Source Voltage (Note 1)	$V_{DS}$	100	60	100	60	V
Drain to Gate Voltage ( $R_{GS} = 20\text{k}\Omega$ ) (Note 1)	$V_{DGR}$	100	60	100	60	V
Continuous Drain Current	$I_D$	40	40	33	33	A
$T_C = 100^\circ\text{C}$	$I_D$	25	25	20	20	A
Pulsed Drain Current (Note 3)	$I_{DM}$	160	160	132	132	A
Gate to Source Voltage	$V_{GS}$	$\pm 20$	$\pm 20$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation	$P_D$	150	150	150	150	W
Linear Derating Factor		1.2	1.2	1.2	1.2	$\text{W}/^\circ\text{C}$
Single Pulse Avalanche Energy Rating (Note 4)	$E_{AS}$	150	150	150	150	mJ
Operating and Storage Temperature	$T_J, T_{STG}$	-55 to 150	-55 to 150	-55 to 150	-55 to 150	$^\circ\text{C}$
Maximum Temperature for Soldering						
Leads at 0.063in (1.6mm) from Case for 10s	$T_L$	300	300	300	300	$^\circ\text{C}$
Package Body for 10s, See Techbrief 334	$T_{pkg}$	260	260	260	260	$^\circ\text{C}$

**CAUTION:** Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

### NOTE:


1.  $T_J = 25^\circ\text{C}$  to  $125^\circ\text{C}$ .

## Electrical Specifications $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage IRF150, IRF152	$BV_{DSS}$	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$ , (Figure 10)	100	-	-	V
IRF151, IRF153			60	-	-	V
Gate to Threshold Voltage	$V_{GS(\text{TH})}$	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$	2.0	-	4.0	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = \text{Rated } BV_{DSS}, V_{GS} = 0\text{V}$	-	-	25	$\mu\text{A}$
		$V_{DS} = 0.8 \times \text{Rated } BV_{DSS}, V_{GS} = 0\text{V}$ $T_J = 125^\circ\text{C}$	-	-	250	$\mu\text{A}$
On-State Drain Current (Note 2) IRF150, IRF151	$I_{D(\text{ON})}$	$V_{DS} > I_{D(\text{ON})} \times r_{DS(\text{ON})\text{MAX}}, V_{GS} = 10\text{V}$	40	-	-	A
IRF152, IRF153			33	-	-	A
Gate to Source Leakage Current	$I_{GSS}$	$V_{GS} = \pm 20\text{V}$	-	-	$\pm 100$	nA
Drain to Source On Resistance (Note 2) IRF150, IRF151	$r_{DS(\text{ON})}$	$V_{GS} = 10\text{V}, I_D = 20\text{A}$ , (Figure 8, 9)	-	0.045	0.055	$\Omega$
IRF152, IRF153			-	0.06	0.08	$\Omega$
Forward Transconductance (Note 2)	$g_{fs}$	$V_{DS} > I_{D(\text{ON})} \times r_{DS(\text{ON})\text{MAX}}, I_D = 20\text{A}$ (Figure 12)	9.0	11	-	S
Turn-On Delay Time	$t_{d(\text{ON})}$	$V_{DD} = 24\text{V}, I_D \approx 20\text{A}, R_G = 4.7\Omega, R_L = 1.2\Omega$ (Figure 17, 18) MOSFET Switching Times are Essentially Independent of Operating Temperature	-	-	35	ns
Rise Time	$t_r$		-	-	100	ns
Turn-Off Delay Time	$t_{d(\text{OFF})}$		-	-	125	ns
Fall Time	$t_f$		-	-	100	ns
Total Gate Charge (Gate to Source + Gate to Drain)	$Q_{g(\text{TOT})}$	$V_{GS} = 10\text{V}, I_D = 50\text{A}, V_{DS} = 0.8 \times \text{Rated } BV_{DSS},$ $I_g(\text{REF}) = -1.5\text{mA}$ (Figures 14, 19, 20) Gate Charge is Essentially Independent of Operating Temperature	-	63	120	nC
Gate to Source Charge	$Q_{gs}$		-	27	-	nC
Gate to Drain "Miller" Charge	$Q_{gd}$		-	36	-	nC

# ***IRF150, IRF151, IRF152, IRF153***

## **Electrical Specifications $T_C = 25^\circ\text{C}$ , Unless Otherwise Specified (Continued)**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Input Capacitance	$C_{ISS}$	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}, f = 1.0\text{MHz}$ (Figure 11)	-	2000	-	pF
Output Capacitance	$C_{OSS}$		-	1000	-	pF
Reverse Transfer Capacitance	$C_{RSS}$		-	350	-	pF
Internal Drain Inductance	$L_D$	Measured Between the Contact Screw on the Flange that is Closer to Source and Gate Pins and the Center of Die	Modified MOSFET Symbol Showing the Internal Devices Inductances 	-	5.0	nH
Internal Source Inductance	$L_S$	Measured From The Source Lead, 6mm (0.25in) From the Flange and the Source Bonding Pad		-	12.5	nH
Thermal Impedance Junction to Case	$R_{\theta JC}$		-	-	0.8	$^\circ\text{C}/\text{W}$
Thermal Impedance Junction to Ambient	$R_{\theta JA}$	Free Air Operation	-	-	30	$^\circ\text{C}/\text{W}$

## **Source to Drain Diode Specifications**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Continuous Source to Drain Current	$I_{SD}$	Modified MOSFET Symbol Showing the Integral Reverse P-N Junction Diode 	-	-	40	A
Pulse Source to Drain Current (Note 3)	$I_{SDM}$		-	-	160	A
Diode Source to Drain Voltage (Note 2)	$V_{SD}$	$T_J = 25^\circ\text{C}, I_{SD} = 40\text{A}, V_{GS} = 0\text{V},$ (Figure 13)	-	-	2.5	V
Reverse Recovery Time	$t_{rr}$	$T_J = 150^\circ\text{C}, I_{SD} = 40\text{A}, dI_{SD}/dt = 100\text{A}/\mu\text{s}$	-	600	-	ns
Reverse Recovery Charge	$Q_{RR}$	$T_J = 25^\circ\text{C}, I_{SD} = 5.5\text{A}, dI_{SD}/dt = 100\text{A}/\mu\text{s}$	-	3.3	-	$\mu\text{C}$

### NOTES:

2. Pulse test: pulse width  $\leq 300\mu\text{s}$ , duty cycle  $\leq 2\%$ .
3. Repetitive rating: pulse width limited by Max junction temperature. See Transient Thermal Impedance curve (Figure 3).
4.  $V_{DD} = 10\text{V}$ , starting  $T_J = 25^\circ\text{C}$ ,  $L = 170\mu\text{H}$ ,  $R_G = 50\Omega$ , Peak  $I_{AS} = 40\text{A}$ . See Figures 15, 16.

# IRF150, IRF151, IRF152, IRF153

## Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. MAXIMUM TRANSIENT THERMAL IMPEDANCE




FIGURE 4. FORWARD BIAS SAFE OPERATING AREA




FIGURE 5. OUTPUT CHARACTERISTICS

# IRF150, IRF151, IRF152, IRF153

## Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 6. SATURATION CHARACTERISTICS





FIGURE 7. TRANSFER CHARACTERISTICS



NOTE: Heating effect of 2μs is minimal.

FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT




FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE




FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE

**Typical Performance Curves** Unless Otherwise Specified (Continued)




FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE




FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE

## IRF150, IRF151, IRF152, IRF153

### Test Circuits and Waveforms




FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 16. UNCLAMPED ENERGY WAVEFORMS




FIGURE 17. SWITCHING TIME TEST CIRCUIT




FIGURE 18. RESISTIVE SWITCHING WAVEFORMS




FIGURE 19. GATE CHARGE TEST CIRCUIT




FIGURE 20. GATE CHARGE WAVEFORMS