## High-Voltage Half-Bridge MOSFET Driver with Inbuilt Oscillator

The NCP1393B is a self-oscillating high voltage MOSFET driver primarily tailored for the applications using half-bridge topology. Due to its proprietary high-voltage technology, the driver accepts bulk voltages up to 600 V. Operating frequency of the driver can be adjusted from 25 kHz to 250 kHz using a single resistor. Adjustable brown-out protection assures correct bulk voltage operating range. An internal 100 ms PFC delay timer guarantees that the main downstream converter will be turned on in the time the bulk voltage is fully stabilized. The device provides fixed dead-time which helps to lower the shoot-through current.

#### Features

- Wide Operating Frequency Range from 25 kHz to 250 kHz
- Minimum Frequency Adjust Accuracy  $\pm 3\%$
- Fixed Dead Time 0.6 µs
- Adjustable Brown-out Protection for a Simple PFC Association
- 100 ms PFC Delay Timer
- Latched Input for Severe Fault Conditions, e.g. Overtemperature or OVP
- Internal 16 V V<sub>CC</sub> Clamp
- Low Startup Current of 50 µA Maximum
- 1 A / 0.5 A Peak Current Sink / Source Drive Capability
- Operation up to 600 V Bulk Voltage
- Internal Temperature Shutdown
- SOIC-8 Package
- These are Pb–Free Devices


#### **Typical Applications**


- Flat Panel Display Power Converters
- Low Cost Resonant SMPS
- High Power AC/DC Adapters for Notebooks
- Offline Battery Chargers
- Lamp Ballasts




#### **ON Semiconductor®**

http://onsemi.com









#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCP1393BDR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





#### Figure 2. Internal Circuit Architecture

#### **PIN FUNCTION DESCRIPTION**

Pin #	Pin Name	Function	Pin Description
1	V <sub>CC</sub>	Supplies the Driver	The driver accepts up to 16 V (given by internal zener clamp).
2	Rt	Timing Resistor	Connecting a resistor between this pin and GND, sets the operating frequency
3	BO	Brown-Out	Detects low input voltage conditions. When brought above $V_{\text{latch}}$ , it fully latches off the driver.
4	GND	IC Ground	-
5	M <sub>lower</sub>	Low-Side Driver Output	Drives the lower side MOSFET.
6	HB	Half-Bridge Connection	Connects to the half-bridge output.
7	M <sub>upper</sub>	High–Side Driver Output	Drives the higher side MOSFET.
8	V <sub>boot</sub>	Bootstrap Pin	The floating supply terminal for the upper stage.

#### MAXIMUM RATINGS TABLE

Symbol	Rating	Value	Unit
V <sub>bridge</sub>	High Voltage Bridge Pin – Pin 6	-1 to +600	V
Vboot – Vbridge	Floating Supply Voltage	0 to 20	V
VDRV_HI	High-Side Output Voltage	Vbridge – 0.3 to Vboot + 0.3	V
VDRV_LO	Low-Side Output Voltage	-0.3 to V <sub>CC</sub> +0.3	V
dVbridge/dt	Allowable Output Slew Rate	±50	V/ns
I <sub>CC</sub>	Maximum Current that Can Flow into V <sub>CC</sub> Pin (Pin 1), (Note 1)	20	mA
V_Rt	Rt Pin Voltage	–0.3 to 5	V
	Maximum Voltage, All Pins (Except Pins 4 and 5)	–0.3 to 10	V
$R_{\thetaJA}$	Thermal Resistance Junction-to-Air, IC Soldered on 50 $\text{mm}^2$ Cooper 35 $\mu\text{m}$	178	°C/W
$R_{\thetaJA}$	Thermal Resistance Junction-to-Air, IC Soldered on 200 $\text{mm}^2$ Cooper 35 $\mu\text{m}$	147	°C/W
	Storage Temperature Range	-60 to +150	°C
	ESD Capability, Human Body Model (All Pins Except Pins 1 , 6, 7 and 8)	2	kV
	ESD Capability, Machine Model (All Pins Except Pins 1, 6, 7 and 8)	200	V


Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


device reliability. 1. This device contains internal zener clamp connected between  $V_{CC}$  and GND terminals. Current flowing into the  $V_{CC}$  pin has to be limited by an external resistor when device is supplied from supply which voltage is higher than VCC<sub>clamp</sub> (16 V typically). The I<sub>CC</sub> parameter is specified for VBO = 0 V.


<b>ELECTRICAL CHARACTERISTICS</b> (For typical values $T_J = 25^{\circ}C$ , for min/max values $T_J = -40^{\circ}C$ to $+125^{\circ}C$ , Max $T_J = 150^{\circ}C$ ,	
V <sub>CC</sub> = 12 V, unless otherwise noted)	

Characteristic	Pin	Symbol	Min	Тур	Max	Unit
SUPPLY SECTION						
Turn-On Threshold Level, V <sub>CC</sub> Going Up	1	VCC <sub>ON</sub>	10	11	12	V
Minimum Operating Voltage after Turn-On	1	VCC <sub>min</sub>	8	9	10	V
Startup Voltage on the Floating Section	1	Vboot <sub>ON</sub>	7.8	8.8	9.8	V
Cutoff Voltage on the Floating Section	1	Vboot <sub>min</sub>	7	8	9	V
V <sub>CC</sub> Level at which the Internal Logic gets Reset	1	VCC <sub>reset</sub>	-	6.5	-	V
Startup Current, $V_{CC} < VCC_{ON}$ , $0^{\circ}C \le T_{amb} \le +125^{\circ}C$	1	I <sub>CC</sub>	-	-	50	μA
Startup Current, $V_{CC} < VCC_{ON}$ , $-40^{\circ}C \le T_{amb} < 0^{\circ}C$	1	Icc	-	-	65	μA
Internal IC Consumption, No Output Load on Pins 8/7 - 5/4, Fsw = 100 kHz	1	I <sub>CC</sub> 1	-	2.2	-	mA
Internal IC Consumption, 1 nF Output Load on Pins 8/7 - 5/4, Fsw = 100 kHz	1	I <sub>CC</sub> 2	-	3.4	-	mA
Consumption in Fault Mode (Drivers Disabled, $V_{CC} > V_{CC(min)}$ , $R_T = 3.5 \text{ k}\Omega$ )	1	I <sub>CC</sub> 3	-	2.56	-	mA
Consumption During PFC Delay Period, $0^{\circ}C \le T_{amb} \le +125^{\circ}C$		I <sub>CC</sub> 4	-	-	400	μA
Consumption During PFC Delay Period, $-40^{\circ}C \leq T_{amb} < 0^{\circ}C$		I <sub>CC</sub> 4	-	-	470	μA
Internal IC Consumption, No Output Load on Pin 8/7 $F_{WS}$ = 100 kHz	8	I <sub>boot1</sub>	-	0.3	-	mA
Internal IC Consumption, 1 nF Output Load on Pin 8/7 $F_{WS}$ = 100 kHz	8	I <sub>boot2</sub>	-	1.44	-	mA
Consumption in Fault Mode (Drivers Disabled, V <sub>boot</sub> > Vboot <sub>min</sub> )	8	I <sub>boot3</sub>	-	0.1	-	mA
V <sub>CC</sub> Zener Clamp Voltage @ 20 mA	1	VCC <sub>clamp</sub>	15.4	16	17.5	V
INTERNAL OSCILLATOR	•	•				
Minimum Switching Frequency, $R_t$ = 35 k $\Omega$ on Pin 2, $D_T$ = 600 ns	2	F <sub>SW</sub> min	24.25	25	25.75	kHz
Maximum Switching Frequency, $R_t$ = 3.5 k $\Omega$ on Pin 2, $D_T$ = 600 ns	2	F <sub>SW</sub> max	208	245	282	kHz
Reference Voltage for all Current Generations	2	V <sub>ref</sub> RT	3.33	3.5	3.67	V
Internal Resistance Discharging C <sub>soft-start</sub>	2	Rt <sub>discharge</sub>	-	500	-	Ω
Operating Duty Cycle Symmetry	5, 7	DC	48	50	52	%
NOTE: Maximum capacitance directly connected to Pin 2 must be under 100 p	F.	•				
DRIVE OUTPUT						
Output Voltage Rise Time @ CL = 1 nF, 10-90% of Output Signal	5, 7	T <sub>r</sub>	-	40	-	ns
Output Voltage Fall Time @ CL = 1 nF, 10–90% of Output Signal	5, 7	T <sub>f</sub>	-	20	-	ns
Source Resistance	5, 7	R <sub>OH</sub>	-	12	-	Ω
Sink Resistance	5, 7	R <sub>OL</sub>	-	5	-	Ω
Dead-Time (Measured Between 50% of Rise and Fall Edge)	5,7	T_dead	540	610	720	ns
Leakage Current on High Voltage Pins to GND (600 Vdc)	6,7,8	 IHV_Leak	-	-	5	μA
PROTECTION		_		I		·
Brown-Out Input Bias Current	3	<b>IBO</b> bias	-	0.01	-	μA
Brown–Out Level	3	V <sub>BO</sub>	0.95	1	1.05	V
Hysteresis Current, V <sub>pin3</sub> < VBO	3	I <sub>BO</sub>	15.6	18.2	20.7	μA
Latching Voltage on BO Pin	3	Vlatch	1.9	2	2.1	V
Propagation Delay Before Drivers are Stopped	3	EN Delay	-	20	_	μS
Delay Before Any Driver Restart	-	PFC Delay	-	100	-	ms
Delay Delote Any Driver nestan		. ,				
Temperature Shutdown	-	TSD	140	-	-	°C

2. Maximum capacitance directly connected to Pin 2 must be under 100 pF.







#### **APPLICATION INFORMATION**

The NCP1393 is primarily intended to drive low cost half-bridge applications and especially resonant half-bridge applications. The IC includes several features that help the designer to cope with resonant SPMS design. All features are described thereafter:

- Wide Operating Frequency Range: The internal current controlled oscillator is capable to operate over wide frequency range up to 250 kHz. Minimum frequency accuracy is ± 3%.
- **Fixed Dead-Time**: The internal dead-time helping to fight with cross conduction between the upper and lower power transistors. Three versions with different dead-time values are available to cover wide range of applications.
- 100 ms PFC Timer: Fixed delay is placed to IC operation whenever the driver restarts (VCC<sub>ON</sub> or BO\_OK detect events). This delay assures that the bulk voltage will be stabilized in the time the driver provides pulses on the outputs. Another benefit of this delay is that the soft start capacitor will be full discharged before any restart.
- **Brown–Out Detection**: The BO input monitors bulk voltage level via resistor divider and thus assures that the application is working only for wanted bulk voltage band. The BO input sinks current of  $18.2 \,\mu\text{A}$  until the Vref<sub>BO</sub> threshold is reached. Designer can thus adjust the bulk voltage hysteresis according to the application needs.

- Latched Input: The latched comparator input is connected in parallel to the BO terminal to allow the designer latch the IC if necessary – overvoltage or overtemperature can thus be easily connected. The supply voltage has to be cycled down below VCC<sub>reset</sub> threshold, or  $V_{BO}$  diminished under  $V_{BO}$  level to enable another start attempt.
- Internal V<sub>CC</sub> Clamp: The internal zener clamp offers a way to prepare passive voltage regulator to maintain V<sub>CC</sub> voltage at 16 V in case the controller is supplied from unregulated power supply or from bulk capacitor.
- Low Startup Current: This device features maximum startup current of 50 µA which allows the designer to use high value startup resistor for applications when driver is supplied from the auxiliary winding. Power dissipation of startup resistor is thus significantly reduced.

#### Current Controlled Oscillator

The current controlled oscillator features a high-speed circuitry allowing operation from 50 kHz up to 500 kHz. However, as a division by two internally creates the two Q and  $\overline{Q}$  outputs, the final effective signal on output Mlower and Mupper switches between 25 kHz and 250 kHz. The VCO is configured in such a way that if the current that flows out from the Rt pin increases, the switching frequency also goes up. Figure 21 shows the architecture of this oscillator.




Figure 21. The Internal Current Controlled Oscillator Architecture

The internal timing capacitor Ct is charged by current which is proportional to the current flowing out from the Rt pin. The discharging current  $I_{DT}$  is applied when voltage on this capacitor reaches 2.5 V. The output drivers are disabled during discharge period so the dead time length is given by the discharge current sink capability. Discharge sink is disabled when voltage on the timing capacitor reaches zero and charging cycle starts again. The charging current and thus also whole oscillator is disabled during the PFC delay period to keep the IC consumption below 400  $\mu$ A.

This is valuable for applications that are supplied from auxiliary winding and  $V_{CC}$  capacitor is supposed to provide energy during PFC delay period.

For the resonant applications and light ballast applications it is necessary to adjust minimum operating frequency with high accuracy. The designer also needs to limit maximum operating and startup frequency. All these parameters can be adjusted using few external components connected to the Rt pin as depicted in Figure 22.




Figure 22. Typical Rt Pin Connection

The minimum switching frequency is given by the Rt resistor value. This frequency is reached if there is no optocoupler or current feedback action and soft start period has been already finished. The maximum switching frequency excursion is limited by the  $Rf_{max}$  selection. Note that the  $F_{max}$  value is influenced by the optocoupler saturation voltage value. Resistor  $Rf_{start}$  together with capacitor  $C_{SS}$  prepares the soft start period after PFC timer elapses. The Rt pin is grounded via an internal switch during the PFC delay period to assure that the soft start capacitor will be fully discharged via Rfstart resistor.

There is a possibility to connect other control loops (like current control loop) to the Rt pin. The only one limitation lies in the Rt pin reference voltage which is  $Vref_{Rt} = 3.5 V$ . Used regulator has to be capable to work with voltage lower than  $Vref_{Rt}$ .

The TLV431 shunt regulator is used in the example from Figure 22 to prepare current feedback loop. Diode D1 is used to enable regulator biasing via resistor  $R_{bias}$ . Total saturation voltage of this solution is 1.25 + 0.6 = 1.85 V for room temperature. Shottky diode will further decrease saturation voltage.  $Rf_{max}$  – OCP resistor value, limits the maximum frequency that can be pushed by this regulation loop. This parameter is not temperature stable because of the D1 temperature drift.

#### **Brown–Out Protection**

The Brown–Out circuitry (BO) offers a way to protect the application from low DC input voltages. Below a given level, the controller blocks the output pulses, above it, it authorizes them. The internal circuitry, depicted by Figure 23, offers a way to observe the high–voltage (HV) rail.




Figure 23. The internal Brown-Out Configuration with an Offset Current Sink

A resistive divider made of  $R_{upper}$  and  $R_{lower}$ , brings a portion of the HV rail on Pin 3. Below the turn-on level, the 18.2  $\mu$ A current sink (I<sub>BO</sub>) is on. Therefore, the turn-on level is higher than the level given by the division ratio brought by the resistive divider. To the contrary, when the

internal BO\_OK signal is high (PFC timer runs or Mlower and Mupper pulse), the  $I_{BO}$  sink is deactivated. As a result, it becomes possible to select the turn–on and turn–off levels via a few lines of algebra:

I<sub>BO</sub> is ON

$$Vref_{BO} = V_{bulk1} \cdot \frac{R_{lower}}{R_{lower} + R_{upper}} - I_{BO} \cdot \left(\frac{R_{lower} \cdot R_{upper}}{R_{lower} + R_{upper}}\right)$$
(eq. 1)

I<sub>BO</sub> is OFF

$$Vref_{BO} = V_{bulk2} \cdot \frac{R_{lower}}{R_{lower} + R_{upper}}$$
(eq. 2)

We can extract  $R_{lower}$  from Equation 2 and plug it into Equation 1, then solve for  $R_{upper}$ :

$$\mathbf{R}_{\mathsf{lower}} = \mathsf{Vref}_{\mathsf{BO}} \cdot \frac{\mathsf{V}_{\mathsf{bulk}1} - \mathsf{V}_{\mathsf{bulk}2}}{\mathsf{I}_{\mathsf{BO}} \cdot \left(\mathsf{V}_{\mathsf{bulk}2} - \mathsf{Vref}_{\mathsf{BO}}\right)} \tag{eq. 3}$$

$$R_{upper} = R_{lower} \cdot \frac{V_{bulk2} - Vref_{BO}}{Vref_{BO}}$$
(eq. 4)

If we decide to turn–on our converter for  $V_{bulk1}$  equals 350 V and turn it off for  $V_{bulk2}$  equals 250 V, then for  $I_{BO} = 18.2 \,\mu A$  and  $Vref_{BO} = 1.0 \, V$  we obtain:

 $R_{upper} = 5.494 \text{ M}\Omega$ 

 $R_{lower} = 22.066 V$ 

The bridge power dissipation is  $400^2 / 5.517 \text{ M}\Omega = 29 \text{ mW}$  when front–end PFC stage delivers 400 V. Figure 24 simulation result confirms our calculations.





Figure 24. Simulation Results for 350/250 ON/OFF Brown-Out Levels









Figure 26. BO Input Functionality –V<sub>bulk2</sub> < V<sub>bulk</sub> < V<sub>bulk1</sub>, PFC Start Follows








Figure 28. BO Input Functionality – V<sub>bulk</sub> < V<sub>bulk2</sub>, PFC Start Follows

The I<sub>BO</sub> current sink is turned ON for 50 ms after any controller restart to let the BO input voltage stabilize (there can be connected big capacitor to the BO input and the I<sub>BO</sub> is only 18.2  $\mu$ A so it will take some time to discharge). Once the 50 ms one shoot pulse ends the BO comparator is supposed to either hold the I<sub>BO</sub> sink turned ON (if the bulk voltage level is not sufficient) or let it turned OFF (if the bulk voltage is higher than V<sub>bulk1</sub>). See Figures 25 through 28 for better understanding on how the BO input works.

#### Latched-Off Protection

There are some situations where the converter shall be fully turned–off and stay latched. This can happen in presence of an overvoltage (the feedback loop is drifting) or when an overtemperature is detected. Due to the addition of a comparator on the BO Pin, a simple external circuit can lift up this pin above  $V_{latch}$  (2 V typical) and permanently disable pulses. The  $V_{CC}$  needs to be cycled down below 6.5 V typically to reset the controller.




Figure 29. Adding a Comparator on the BO Pin Offers a Way to Latch-Off the Controller

On Figure 29, Q1 is blocked and does not bother the BO measurement as long as the NTC and the optocoupler are not activated. As soon as the secondary optocoupler senses an

#### The High–Voltage Driver

Figure 30 shows the internal architecture of the high-voltage section. The device incorporates an upper

OVP condition, or the NTC reacts to a high ambient temperature, Q1 base is brought to ground and the BO Pin goes up, permanently latching off the controller.

UVLO circuitry that makes sure enough  $V_{gs}$  is available for the upper side MOSFET. The  $V_{CC}$  for floating driver section

is provided by  $C_{\text{boot}}$  capacitor that is refilled by external bootstrap diode.




Figure 30. The Internal High–Voltage Section of the NCP1393

The A and B outputs are delivered by the internal logic, as depicted in block diagram. This logic is constructed in such a way that the  $M_{lower}$  driver starts to pulse firs after any driver restart. The bootstrap capacitor is thus charged during first pulse. A delay is inserted in the lower rail to ensure good

matching between these propagating signals. As stated in the maximum rating section, the floating portion can go up to 600 Vdc and makes the IC perfectly suitable for offline applications featuring a 400 V PFC front–end stage.

The products described herein (NCP1393), may be covered by one or more of the following U.S. patents; 6,097, 075; 7176723; 6,362, 067. There may be other patents pending.

# onsemí



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION: SOIC-8 NB PAGE 1 OF 2					
onsemi and ONSEMi. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.					

#### SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. 3. COLLECTOR 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT IOUT 6. IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4 SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5.

6.

7.

8 GATE 1

SOURCE 1/DRAIN 2

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. З. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 MIRROR 1 8. STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT OVI O 2 UVLO З. 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

#### DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 З. BASE #2 COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6 DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2		

onsem and of isor in are trademarks or semiconductor compension instructions, the do onsem or its subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced stat purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

7.

8

COLLECTOR, #1

COLLECTOR, #1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative