


VR11.1 single phase controller with integrated driver

Features

- 8-bit programmable output up to 1.60000 V - Intel® VR11.1 DAC
- High current embedded driver
- High output voltage accuracy
- Programmable droop function
- Imon output
- Load transient boost LTB Technology™ to minimize the number of output capacitors
- Full differential current sense across inductor
- Differential remote voltage sensing
- Adjustable voltage offset
- LSLess startup to manage pre-biased output
- Feedback disconnection protection
- Preliminary overvoltage protection
- Programmable overcurrent protection
- Programmable overvoltage protection
- Adjustable switching frequency
- SEND and OUTEN signal
- VFQFPN-40 6x6 mm package with exp. pad

Applications

- VTT and VAXG rails
- CPU power supply
- High density DC/DC converters



Description

The device implements a single phase step-down controller with integrated high current driver in a compact 6x6 mm body package with exposed pad.

The device embeds VR11.x DACs: the output voltage ranges up to 1.60000 V managing D-VID with high output voltage accuracy over line and temperature variations.

Imon capability guarantee full compatibility with VR11.1 enabling additional power saving technique.

Programmable droop function allows to supply all the latest Intel CPU rails.

Load transient boost LTB Technology™ reduces system cost by providing the fastest response to load transition.

The controller assures fast protection against load over current and under / over voltage. Feedback disconnection prevents from damaging the load in case of disconnections in the system board.

In case of over-current, the system works in constant current mode until UVP.

Table 1. Device summary

Order codes	Package	Packing
L6706	VFQFPN-40	Tray
L6706TR		Tape and reel

Contents


- 1 Principle application circuit and block diagram 4**
 - 1.1 Principle application circuit 4
 - 1.2 Block diagram 5
- 2 Pins description and connection diagrams 6**
 - 2.1 Pin description 6
 - 2.2 Thermal data 9
- 3 Electrical specifications 10**
 - 3.1 Absolute maximum ratings 10
 - 3.2 Electrical characteristics 11
- 4 Voltage identifications 13**
- 5 Device description 16**
- 6 DAC and current reading 17**
- 7 Differential remote voltage sensing 19**
- 8 Voltage positioning 20**
 - 8.1 Offset (optional) 20
 - 8.2 Droop function 21
- 9 Droop thermal compensation 23**
- 10 Output current monitoring (IMON) 24**
- 11 Load transient boost technology 26**
- 12 Dynamic VID transitions 28**
- 13 Enable and disable 30**
- 14 Soft-start 31**

14.1	Low-side-less startup	33
15	Output voltage monitor and protections	34
15.1	Undervoltage	34
15.2	Preliminary overvoltage	34
15.3	Over voltage and programmable OVP	35
15.4	Overcurrent protection	35
15.5	Feedback disconnection	37
16	Oscillator	38
17	Driver section	39
18	System control loop compensation	40
19	Power dissipation	42
20	Layout guidelines	43
20.1	Power components and connections	43
20.2	Small signal components and connections	43
20.3	Embedding L6706 - Based VR	44
21	Package mechanical data	45
22	Revision history	46

1 Principle application circuit and block diagram

1.1 Principle application circuit


Figure 1. Principle application circuit (a)



a. Refer to the application note for the reference schematic.


1.2 Block diagram

Figure 2. Block diagram



2 Pins description and connection diagrams

Figure 3. Pins connection (top view)



2.1 Pin description

Table 2. Pin description

N°	Name	Description
1	DGND	Digital GND. It must be connected to PGND (power ground).
2	SGND	All the internal references are referred to this pin. Connect it to the PCB signal ground.
3	VCC	Device supply voltage pin. The operative supply voltage is 12 V ±15%. Filter with 1 x 1 µF MLCC capacitor vs. SGND.
4	COMP	Error amplifier output. Connect with an $R_F - C_F // C_P$ vs. FB pin. The device cannot be disabled by pulling down this pin.
5	FB	Error amplifier inverting input pin. Connect with a resistor R_{FB} vs. VSEN and with an $R_F - C_F // C_P$ vs. COMP pin. A current proportional to the load current is sourced from this pin in order to implement the droop effect. <i>See "Droop function" Section for details.</i>
6	VSEN	Output voltage monitor, manages OVP/UVI protections and FB disconnection. Connect to the positive side of the load to perform remote sense. <i>See "Layout guidelines" Section for proper layout of this connection.</i>
7	FBG	Connect to the negative side of the load to perform remote sense. <i>See "Layout guidelines" Section for proper layout of this connection.</i>

Table 2. Pin description (continued)

N°	Name	Description
8	LTB	Load transient boost pin. Internally fixed at 2 V, connecting a $R_{LTB} - C_{LTB}$ vs. V_{OUT} allows to enable the load transient boost technology™: as soon as the device detects a transient load it turns on the PHASE. Short to SGND to disable the function. <i>See “Load transient boost technology” Section</i> for details.
9	IMON	Current monitor output pin. A current proportional to the load current is sourced from this pin. Connect through a resistor R_{MON} to SGND (or FBG) to implement a load indicator. The pin voltage is clamped to 1.1 V max.
10	LTBGAIN	Load transient boost technology™ gain pin. Internally fixed at 1.24 V, connecting a $R_{LTBGAIN}$ resistor vs SGND allows setting the GAIN of the LTB action. <i>See “Load transient boost technology” Section</i> for details.
11	OFFSET	Offset programming pin. Internally fixed at 1.240 V, connecting a R_{OFFSET} resistor vs. SGND allows setting a current that is mirrored into FB pin in order to program a positive offset according to the selected R_{FB} . Short to SGND to disable the function. <i>See “Offset (optional)” Section</i> for details.
12	OVPSEL	Over voltage programming pin. Internally pulled up by 20 μ A (min) to 3.3 V. Leave floating to use built-in protection thresholds ($OVP_{TH} = VID + 175$ mV typ). Connect to SGND through a R_{OVP} resistor and filter with 100 pF (max) to set the OVP threshold to a fixed voltage according to the R_{OVP} resistor. <i>See “Over voltage and programmable OVP” Section</i> for details.
13	OCSET	Over current setting, psi action pin. Connect to SGND through a R_{OCSET} resistor to set the OCP threshold. <i>See “Overcurrent protection” Section</i> for details.
14	OSC/ FAULT	Oscillator, fault pin. It allows programming the switching frequency F_{SW} . Frequency is programmed according to the resistor connected from the pin vs. SGND or VCC with a gain of 9.1 kHz/ μ A (see relevant section for details). Leaving the pin floating programs a switching frequency of 200 kHz. The pin is forced high (3.3 V typ) to signal an OVP/UVP fault: to recover from this condition, cycle VCC or the OUTEN pin. <i>See “Oscillator” Section</i> for details.
15	SSOSC/ FLIMIT	Soft-start oscillator pin. By connecting a resistor R_{SS} to GND, it allows programming the soft-start time. Soft-start time T_{SS} will proportionally change with a gain of 25 [μ s / k Ω]. The same slope implemented to reach V_{BOOT} has to be considered also when the reference moves from V_{BOOT} to the programmed VID code. The pin is kept to a fixed 1.240 V. <i>See “Soft-start” Section</i> for details. It also allows to select maximum LTB frequency. <i>See “Load transient boost technology” Section</i> for details.

Table 2. Pin description (continued)

N°	Name	Description
16	OUTEN	Output enable pin. Internally pulled up by 10 μ A (typ) to 3 V. Forced low, the device stops operations with all MOSFETs OFF: all the protections are disabled except for preliminary over voltage. Leave floating, the device starts-up implementing soft-start up to the selected VID code. Cycle this pin to recover latch from protections; filter with 1 nF (typ) vs. SGND.
17	CS+	Current sense positive input. Connect through an R-C filter to the phase-side of the output inductor. See Section 20: Layout guidelines on page 43 for proper layout of this connection.
18	CS-	Current sense negative input. Connect through a Rg resistor to the output-side of the output inductor. See Section 20: Layout guidelines on page 43 for proper layout of this connection.
19	INT1	Test mode pin. It must be left unconnected or connected to 3.3 V.
20 to 27	VID0 to VID7	Voltage identification pins. (not internally pulled up). Connect to SGND to program a '0' or connect to the external Pull-up resistor to program a '1'. They allow programming output voltage as specified in Table 7 .
28	INT2	Test mode pin. It must be connected to SGND.
29	SSEND	Soft-start end signal. Open drain output sets free after SS has finished and pulled low when triggering any protection. Pull up to a voltage lower than 3.3 V, if not used it can be left floating.
30	N.C.	Not internally connected.
31	INT3	Test mode pin. It must be connected to 12 V.
32	N.C.	Not internally connected.
33	INT4	Test mode pin. It must be connected to 12 V.
34	N.C.	Not internally connected.
35	VCCDR	LS driver supply. VCCDR pin voltage has to be the same of VCC pin. Filter with 1 x 1 μ F MLCC capacitor vs. PGND.
36	LGATE	LS driver output. A small series resistor helps in reducing device-dissipated power.
37	PGND	Power ground pin (LS drivers return path). Connect to power ground plane.
38	PHASE	HS driver return path. It must be connected to the HS MOSFET source and provides return path for the HS driver.

Table 2. Pin description (continued)

N°	Name	Description
39	UGATE	HS driver output. It must be connected to the HS MOSFET gate. A small series resistors helps in reducing device-dissipated power.
40	BOOT	HS driver supply. Connect through a capacitor (100 nF typ.) to PHASE and provide necessary Bootstrap diode. A small resistor in series to the boot diode helps in reducing Boot capacitor overcharge.
PAD	Thermal PAD	Exposed pad connects the silicon substrate. As a consequence it makes a good thermal contact with the PCB to dissipate the power necessary to drive the external MOSFETs. Connect it to the power ground plane using 4.3 x 4.3 mm square area on the PCB and with nine vias, to improve thermal conductivity.

2.2 Thermal data

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R_{thJA}	Thermal resistance junction to ambient (Device soldered on 2s2p PC board)	35	°C / W
R_{thJC}	Thermal resistance junction to case	1	°C / W
T_{MAX}	Maximum junction temperature	150	°C
T_{stg}	Storage temperature range	-40 to 150	°C
T_J	Junction temperature range	-10 to 125	°C

3 Electrical specifications

3.1 Absolute maximum ratings

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{CC}, V_{CCDR}	To PGND	15	V
V_{BOOT} V_{PHASE}	Boot voltage	15	V
V_{UGATE^-} V_{PHASE}		15	V
	LGATE to PGND	-0.3 to $V_{CC}+0.3$	V
	All other pins to PGND	-0.3 to 3.6	V
V_{PHASE}	Negative peak voltage to PGND; $T < 400$ ns $V_{CC} = V_{CCDR} = 12$ V	-8	V
	Positive voltage to PGND $V_{CC} = V_{CCDR} = 12$ V	26	V
	Positive peak voltage to PGND; $T < 200$ ns $V_{CC} = V_{CCDR} = 12$ V	30	V
	Maximum withstanding voltage range test condition: CDF-AEC-Q100-002- "human body model" acceptance criteria: "normal performance"	+/- 1750	V

3.2 Electrical characteristics

$V_{CC} = 12\text{ V} \pm 15\%$, $T_J = 0\text{ }^\circ\text{C}$ to $70\text{ }^\circ\text{C}$ unless otherwise specified

Table 5. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
Supply current and power-on						
I_{CC}	VCC supply current	UGATE and LGATE open; VCC = VBOOT = 12 V		23	27	mA
I_{CCDR}	VCCDR supply current	LGATE = OPEN, VCCDR = 12 V		5	7	mA
I_{BOOT}	BOOT supply current	UGATE = OPEN, PHASE to PGND; VCC = BOOT = 12 V		2	3	mA
Power-on						
$UVLO_{VCC}$	VCC turn-ON	VCC rising; VCCDR = VCC		3.7	4.0	V
	VCC turn-OFF	VCC falling; VCCDR = VCC	3.3	3.5		V
Oscillator and inhibit						
F_{OSC}	Initial accuracy	OSC = OPEN	180	200	220	kHz
		OSC = OPEN; $T_J = 0$ to $125\text{ }^\circ\text{C}$	175	200	225	kHz
TD_1	SS delay time		1	1.5		ms
TD_2	SS TD_2 time	$R_{SSOSC} = 20\text{ k}\Omega$		500		μs
TD_3	SS TD_3 time		50	200		μs
OUTEN	Output enable	Rising thresholds voltage	0.80	0.85	0.90	V
		Hysteresis		100		mV
	Output pull-up current	OUTEN to SGND		10		μA
ΔV_{osc}	Ramp amplitude			1.5		V
FAULT	Voltage at pin OSC/FAULT	OVP and UVP Active		3.3		V
Reference and DAC						
K_{VID}	Output voltage accuracy	VID = 1.000 V to VID = 1.600 V FB = VOUT; FBG = GNDOUT	-0.5	-	0.5	%
		VID = 0.800 V to VID = 1.000 V FB = VOUT; FBG = GNDOUT	-5	-	+5	mV
		VID = 0.500 V to VID = 0.800 V FB = VOUT; FBG = GNDOUT	-8	-	+8	mV
V_{BOOT}	Boot voltage		1.081			V
VID_{IH}	VID thresholds	Input low			0.35	V
VID_{IL}		Input high	0.8			V
Error amplifier						
A_0	EA DC gain			130		dB

Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
SR	EA slew-rate	COMP = 10 pF to SGND		25		V/ μ s
Differential current sensing and offset						
V _{OCSET}	OCSET pin voltage		1.120	1.260	1.400	mV
K _{IDROOP}	Droop current deviation from nominal value	R _g = 1 k Ω ; I _{DROOP} = 25 μ A;	-2	-	+2	μ A
K _{I_{OFFSET}}	Offset current accuracy	I _{OFFSET} = 50 μ A to 250 μ A	-5	-	5	%
I _{OFFSET}	OFFSET current range		0		250	μ A
V _{OFFSET}	OFFSET pin bias	I _{OFFSET} = 0 to 250 μ A		1.240		V
Gate drivers						
t _{RISE UGATE}	High side rise time	BOOT-PHASE = 12 V; C _{UGATE} to PHASE = 3.3 nF		20		ns
I _{UGATE}	High side source current	BOOT-PHASE = 12 V		1.5		A
R _{UGATE}	High side sink resistance	BOOT-PHASE = 12 V		1.8		Ω
t _{RISE LGATE}	Low side rise time	VCCDR = 12 V; C _{LGATE} to PGND = 5.6 nF		25		ns
I _{LGATE}	Low side source current	VCCDR = 12 V		2		A
R _{LGATE}	Low side sink resistance	VCCDR = 12 V		1.2		Ω
Protections						
OVP	Over voltage protection (VSEN rising)	Before V _{BOOT}		1.24	1.300	V
		Above VID (after TD ₃)	150	175	200	mV
Programmable OVP	I _{OVP} current	OVP = SGND	20	22	24	μ A
	Comparator offset voltage	OVP = 1.800 V	-20	0	20	mV
Pre-OVP	Preliminary over voltage protection	UVLO _{OVP} < VCC < UVLO _{VCC} VCC > UVLO _{VCC} and OUTEN = SGND VSEN rising	1.750	1.800	1.850	V
		Hysteresis		350		mV
UVP	Under voltage threshold	VSEN falling; below VID	550	600	650	mV
V _{SSEND}	SS_END voltage low	I = -4 mA			0.4	V

4 Voltage identifications

Table 6. Voltage Identification (VID) mapping Intel VR11.x

VID7	VID6	VID5	VID4	VID3	VID2	VID1	VID0
800 mV	400 mV	200 mV	100 mV	50 mV	25 mV	12.5 mV	6.25 mV

Table 7. Voltage Identification (VID) Intel VR11.x⁽¹⁾

HEX code		Output voltage ⁽¹⁾	HEX code		Output voltage ⁽¹⁾	HEX code		Output voltage ⁽¹⁾	HEX code		Output voltage ⁽¹⁾
0	0	OFF	4	0	1.21250	8	0	0.81250	C	0	0.41250
0	1	OFF	4	1	1.20625	8	1	0.80625	C	1	0.40625
0	2	1.60000	4	2	1.20000	8	2	0.80000	C	2	0.40000
0	3	1.59375	4	3	1.19375	8	3	0.79375	C	3	0.39375
0	4	1.58750	4	4	1.18750	8	4	0.78750	C	4	0.38750
0	5	1.58125	4	5	1.18125	8	5	0.78125	C	5	0.38125
0	6	1.57500	4	6	1.17500	8	6	0.77500	C	6	0.37500
0	7	1.56875	4	7	1.16875	8	7	0.76875	C	7	0.36875
0	8	1.56250	4	8	1.16250	8	8	0.76250	C	8	0.36250
0	9	1.55625	4	9	1.15625	8	9	0.75625	C	9	0.35625
0	A	1.55000	4	A	1.15000	8	A	0.75000	C	A	0.35000
0	B	1.54375	4	B	1.14375	8	B	0.74375	C	B	0.34375
0	C	1.53750	4	C	1.13750	8	C	0.73750	C	C	0.33750
0	D	1.53125	4	D	1.13125	8	D	0.73125	C	D	0.33125
0	E	1.52500	4	E	1.12500	8	E	0.72500	C	E	0.32500
0	F	1.51875	4	F	1.11875	8	F	0.71875	C	F	0.31875
1	0	1.51250	5	0	1.11250	9	0	0.71250	D	0	0.31250
1	1	1.50625	5	1	1.10625	9	1	0.70625	D	1	0.30625
1	2	1.50000	5	2	1.10000	9	2	0.70000	D	2	0.30000
1	3	1.49375	5	3	1.09375	9	3	0.69375	D	3	0.29375
1	4	1.48750	5	4	1.08750	9	4	0.68750	D	4	0.28750
1	5	1.48125	5	5	1.08125	9	5	0.68125	D	5	0.28125
1	6	1.47500	5	6	1.07500	9	6	0.67500	D	6	0.27500
1	7	1.46875	5	7	1.06875	9	7	0.66875	D	7	0.26875
1	8	1.46250	5	8	1.06250	9	8	0.66250	D	8	0.26250
1	9	1.45625	5	9	1.05625	9	9	0.65625	D	9	0.25625

Table 7. Voltage Identification (VID) Intel VR11.x⁽¹⁾ (continued)

HEX code		Output voltage ⁽¹⁾	HEX code		Output voltage ⁽¹⁾	HEX code		Output voltage ⁽¹⁾	HEX code		Output voltage ⁽¹⁾
1	A	1.45000	5	A	1.05000	9	A	0.65000	D	A	0.25000
1	B	1.44375	5	B	1.04375	9	B	0.64375	D	B	0.24375
1	C	1.43750	5	C	1.03750	9	C	0.63750	D	C	0.23750
1	D	1.43125	5	D	1.03125	9	D	0.63125	D	D	0.23125
1	E	1.42500	5	E	1.02500	9	E	0.62500	D	E	0.22500
1	F	1.41875	5	F	1.01875	9	F	0.61875	D	F	0.21875
2	0	1.41250	6	0	1.01250	A	0	0.61250	E	0	0.21250
2	1	1.40625	6	1	1.00625	A	1	0.60625	E	1	0.20625
2	2	1.40000	6	2	1.00000	A	2	0.60000	E	2	0.20000
2	3	1.39375	6	3	0.99375	A	3	0.59375	E	3	0.19375
2	4	1.38750	6	4	0.98750	A	4	0.58750	E	4	0.18750
2	5	1.38125	6	5	0.98125	A	5	0.58125	E	5	0.18125
2	6	1.37500	6	6	0.97500	A	6	0.57500	E	6	0.17500
2	7	1.36875	6	7	0.96875	A	7	0.56875	E	7	0.16875
2	8	1.36250	6	8	0.96250	A	8	0.56250	E	8	0.16250
2	9	1.35625	6	9	0.95625	A	9	0.55625	E	9	0.15625
2	A	1.35000	6	A	0.95000	A	A	0.55000	E	A	0.15000
2	B	1.34375	6	B	0.94375	A	B	0.54375	E	B	0.14375
2	C	1.33750	6	C	0.93750	A	C	0.53750	E	C	0.13750
2	D	1.33125	6	D	0.93125	A	D	0.53125	E	D	0.13125
2	E	1.32500	6	E	0.92500	A	E	0.52500	E	E	0.12500
2	F	1.31875	6	F	0.91875	A	F	0.51875	E	F	0.11875
3	0	1.31250	7	0	0.91250	B	0	0.51250	F	0	0.11250
3	1	1.30625	7	1	0.90625	B	1	0.50625	F	1	0.10625
3	2	1.30000	7	2	0.90000	B	2	0.50000	F	2	0.10000
3	3	1.29375	7	3	0.89375	B	3	0.49375	F	3	0.09375
3	4	1.28750	7	4	0.88750	B	4	0.48750	F	4	0.08750
3	5	1.28125	7	5	0.88125	B	5	0.48125	F	5	0.08125
3	6	1.27500	7	6	0.87500	B	6	0.47500	F	6	0.07500
3	7	1.26875	7	7	0.86875	B	7	0.46875	F	7	0.06875
3	8	1.26250	7	8	0.86250	B	8	0.46250	F	8	0.06250
3	9	1.25625	7	9	0.85625	B	9	0.45625	F	9	0.05625
3	A	1.25000	7	A	0.85000	B	A	0.45000	F	A	0.05000
3	B	1.24375	7	B	0.84375	B	B	0.44375	F	B	0.04375

Table 7. Voltage Identification (VID) Intel VR11.x⁽¹⁾ (continued)

HEX code		Output voltage ⁽¹⁾	HEX code		Output voltage ⁽¹⁾	HEX code		Output voltage ⁽¹⁾	HEX code		Output voltage ⁽¹⁾
3	C	1.23750	7	C	0.83750	B	C	0.43750	F	C	0.03750
3	D	1.23125	7	D	0.83125	B	D	0.43125	F	D	0.03125
3	E	1.22500	7	E	0.82500	B	E	0.42500	F	E	OFF
3	F	1.21875	7	F	0.81875	B	F	0.41875	F	F	OFF

1. According to INTEL specs, the device automatically regulates output voltage 19 mV lower to avoid any external offset to modify the built-in 0.5% accuracy improving TOB performances. Output regulated voltage is than what extracted from the table lowered by 19 mV.

5 Device description

L6706 is single phase PWM controller with embedded high current drivers providing complete control logic and protections for a high performance step-down DC-DC voltage regulator optimized for advanced microprocessor power supply.

L6706 is a dual-edge asynchronous PWM controller featuring load transient boost LTB Technology™: the device turns on the phase as soon as a load transient is detected allowing to minimize system cost by providing the fastest response to load transition. Load transition is detected (through LTB pin) measuring the derivate dV/dt of the output voltage and the dV/dt can be easily programmed extending the system design flexibility. Moreover, load transient boost (LTB) Technology™ gain can be easily modified in order to keep under control the output voltage ring back.

LTB Technology™ can be disabled and in this condition the device works as a dual-edge asynchronous PWM.

L6706 permits easy system design by allowing current reading across inductor in fully differential mode. Also a sense resistor in series to the inductor can be considered to improve reading precision.

The controller allows compatibility with both Intel VR11.0 and VR11.1 processors specifications, also performing D-VID transitions accordingly.

The device is VR11.1 compatible implementing IMON signal.

Low-side-less startup allows soft-start over pre-biased output avoiding dangerous current return through the main inductor as well as negative spike at the load side.

L6706 provides a programmable over-voltage protection to protect the load from dangerous over stress, latching immediately by turning ON the lower driver and driving high the OSC/FAULT pin. Furthermore, preliminary OVP protection also allows the device to protect load from dangerous OVP when VCC is not above the UVLO threshold or OUTEN is low. The overcurrent protection is externally adjustable through a single resistor. The device keeps constant the peak of the inductor current ripple working in constant current mode until the latched UVP.

A compact 6 x 6 mm body VFQFPN-40 package with exposed thermal pad allows dissipating the power to drive the external MOSFET through the system board.

6 DAC and current reading

L6706 embeds VRD11.x DAC (see [Table 7](#)) that allows to regulate the output voltage with a tolerance of $\pm 0.5\%$ recovering from offsets and manufacturing variations.

The device automatically introduces a -19 mV (both VRD11.x) offset to the regulated voltage in order to avoid any external offset circuitry to worsen the guaranteed accuracy and, as a consequence, the calculated system TOB.

Output voltage is programmed through the VID pins: they are inputs of an internal DAC that is realized by means of a series of resistors providing a partition of the internal voltage reference. The VID code drives a multiplexer that selects a voltage on a precise point of the divider. The DAC output is delivered to an amplifier obtaining the voltage reference (i.e. the set-point of the error amplifier, V_{REF}).

L6706 embeds a flexible, fully-differential current sense circuitry that is able to read across inductor parasitic resistance or across a sense resistor placed in series to the inductor element. The fully-differential current reading rejects noise and allows placing sensing element in different locations without affecting the measurement's accuracy.

Reading current across the inductor DCR, the current flowing through phase is read using the voltage drop across the output inductor or across a sense resistor in its series and internally converted into a current. The trans-conductance ratio is issued by the external resistor R_g placed outside the chip between CS- pin toward the reading points.


The current sense circuit always tracks the current information, no bias current is sourced from the CS+ pin: this pin is used as a reference keeping the CS- pin to this voltage. To correctly reproduce the inductor current an R-C filtering network must be introduced in parallel to the sensing element.

The current that flows from the CS- pin is then given by the following equation (see [Figure 4](#)):

$$I_{CS-} = \frac{DCR}{R_g} \cdot \frac{1 + s \cdot L / (DCR)}{1 + s \cdot R \cdot C} \cdot I_{PHASE}$$

Where I_{PHASE} is the current carried by the relative phase.

Figure 4. Current reading connections



Considering now to match the time constant between the inductor and the R-C filter applied (Time constant mismatches cause the introduction of poles into the current reading network

causing instability. In addition, it is also important for the load transient response and to let the system show resistive equivalent output impedance), it results:

$$\frac{L}{DCR} = R \cdot C \Rightarrow I_{CS} = \frac{DCR}{R_g} \cdot I_{PHASE} = I_{INFO} \Rightarrow I_{INFO} = \frac{DCR}{R_g} \cdot I_{PHASE}$$

Where I_{INFO} is the current information reproduced internally.

The R_g trans-conductance resistor has to be selected using the following formula, in order to guarantee the correct functionality of internal current reading circuitry:

$$R_g = \frac{DCR^{MAX}}{20\mu A} \cdot I_{OUTMAX}$$

Where I_{OUT}^{MAX} is the maximum output current, DCR^{MAX} the maximum inductor DCR.

7 Differential remote voltage sensing


The output voltage is sensed in fully-differential mode between the FB and FBG pin.

The FB pin has to be connected through a resistor to the regulation point while the FBG pin has to be connected directly to the remote sense ground point.

In this way, the output voltage programmed is regulated between the remote sense point compensating motherboard or connector losses.

Keeping the FB and FBG traces parallel and guarded by a power plane results in common mode coupling for any picked-up noise.

Figure 5. Differential remote voltage sensing connections



8 Voltage positioning

Output voltage positioning is performed by selecting the internal reference value through VID pins and by programming the droop function and offset to the reference (see [Figure 6 on page 20](#)). The currents sourced/sunk from FB pin cause the output voltage to vary according to the external R_{FB} .

The output voltage is then driven by the following relationship:

$$V_{OUT}(I_{OUT}) = V_{PROG} - R_{FB} \cdot [I_{DROOP}(I_{OUT}) - I_{OFFSET}]$$

where:


$$V_{PROG} = VID - 19mV$$

$$I_{DROOP}(I_{OUT}) = \frac{DCR}{R_g} \cdot I_{OUT}$$

$$I_{OFFSET} = \frac{1.240V}{R_{OFFSET}}$$

OFFSET function can be disabled shorting to SGND the OFFSET pin.

Figure 6. Voltage positioning (left) and droop function (right)



8.1 Offset (optional)

The OFFSET pin allows programming a positive offset (V_{OS}) for the output voltage by connecting a resistor R_{OFFSET} vs. SGND as shown in [Figure 7](#); this offset has to be considered in addition to the one already introduced during the production stage ($V_{PROG} = VID - 19\text{ mV}$).

OFFSET function can be disabled shorting to SGND the OFFSET pin.

The OFFSET pin is internally fixed at 1.240 V ([Table 5](#)) a current is programmed by connecting the resistor R_{OFFSET} between the pin and SGND: this current is mirrored and then properly sunk from the FB pin as shown in [Figure 7](#). Output voltage is then programmed as follow:

$$V_{OUT}(I_{OUT}) = V_{PROG} - R_{FB} \cdot \left[I_{DROOP}(I_{OUT}) - \frac{1.240V}{R_{OFFSET}} \right]$$

where:


$$V_{OS} = R_{FB} \cdot \frac{1.240V}{R_{OFFSET}}$$

Offset resistor can be designed by considering the following relationship (RFB is fixed by the Droop effect):

$$R_{OFFSET} = R_{FB} \cdot \frac{1.240V}{V_{OS}}$$

Offset automatically given by the DAC selection differs from the offset implemented through the OFFSET pin: the built-in feature is trimmed in production and assures $\pm 0.5\%$ error over load and line variations

Figure 7. Voltage positioning with positive offset



8.2 Droop function

This method “recovers” part of the drop due to the output capacitor ESR in the load transient, introducing a dependence of the output voltage on the load current: a static error proportional to the output current causes the output voltage to vary according to the sensed current.

As shown in [Figure 6](#), the ESR drop is present in any case, but using the droop function the total deviation of the output voltage is minimized. Moreover, more and more high-performance CPUs require precise load-line regulation to perform in the proper way. DROOP function is not then required only to optimize the output filter, but also becomes a requirement of the load.

The device forces a current I_{DROOP} proportional to the read current, into the feedback R_{FB} resistor implementing the load regulation dependence. Since I_{DROOP} depends on the current information, the output characteristic vs. load current is then given by (neglecting the OFFSET voltage term):

$$V_{OUT} = V_{PROG} - R_{FB} \cdot I_{DROOP} = V_{REF} - R_{FB} \cdot \frac{DCR}{R_g} \cdot I_{OUT} = V_{PROG} - R_{DROOP} \cdot I_{OUT}$$

Where DCR is the inductor parasitic resistance (or sense resistor when used) and I_{OUT} is the output current of the system. The whole power supply can be then represented by a

“real” voltage generator with an equivalent output resistance R_{DROOP} and a voltage value of V_{PROG} . R_{FB} resistor can be also designed according to the R_{DROOP} specifications as follow:

$$R_{FB} = R_{DROOP} \cdot \frac{R_g}{DCR}$$

9 Droop thermal compensation

Current sense element (DCR inductor) has a non-negligible temperature variation. As a consequence, the sensed current is subjected to a measurement error that causes the regulated output voltage to vary accordingly (when droop function is implemented).

To recover from this temperature related error, NTC resistor can be added into feedback compensation network, as shown in *Figure 8*.

The output voltage is then driven by the following relationship (neglecting the OFFSET voltage term):

$$V_{OUT} = V_{PROG} - (R_{FB} \cdot I_{DROOP})$$

where R_{FB} is the equivalent feedback resistor and it depends on the temperature through NTC resistor.

Considering the relationships between I_{DROOP} and the I_{OUT} , the output voltage results:


$$V_{OUT}(T, I_{OUT}) = V_{PROG} - \left(R_{FB}(T) \cdot \frac{DCR[T]}{R_g} \cdot I_{OUT} \right)$$

where T is the temperature.

If the inductor temperature increases the DCR inductor increases and NTC resistor decreases. As a consequence the equivalent R_{FB} resistor decreases keeping constant the output voltage respect to temperature variation.

NTC resistor must be placed as close as possible to the sense element (phase inductor).

Figure 8. NTC connections for DC load line thermal compensation



10 Output current monitoring (IMON)

The device sources from IMON pin a current proportional to the load current (the sourced current is a copy of droop current).

Connect IMON pin through a R_{IMON} resistor to remote ground (GND Core) to implement a load indicator, as shown in [Figure 9](#).

As INTEL VR11.1 specification required, on the IMON voltage as to be added a small positive offset to avoid under-estimation of the output load (due to elements accuracy).

The voltage across IMON pin is given by the following formula:


$$V_{MONITORING} = \frac{R_{IMON} \cdot R_{OS}}{R_{IMON} + R_{OS}} \cdot I_{DROOP} + V_{REF} \cdot \frac{R_{IMON}}{R_{IMON} + R_{OS}}$$

where:

$$I_{DROOP} = \frac{DCR}{R_g} \cdot I_{OUT}$$

The IMON pin voltage is clamped to 1.100 V max to preserve the CPU from excessive voltages as INTEL VR11.1 specification required.

Figure 9. Output monitoring connection (left) and thermal compensation (right)



Current sense element (DCR inductor) has a non-negligible temperature variation. As a consequence, the sensed current is subjected to a measurement error that causes the monitoring voltage to vary accordingly.

To recover from this temperature related error, NTC resistor can be added into monitoring network, as shown in [Figure 9](#).

The monitoring voltage is then driven by the following relationship (neglecting the offset term for simplicity):

$$V_{MONITORING} = \frac{R_{IMON} \cdot R_{OS}}{R_{IMON} + R_{OS}} \cdot I_{DROOP} = \frac{R_{IMON} \cdot R_{OS}}{R_{IMON} + R_{OS}} \cdot \frac{DCR}{R_g} \cdot I_{OUT}$$

where now the R_{IMON} is the equivalent monitoring resistor and it depends on the temperature through NTC resistor.

Considering the relationships between I_{DROOP} and the I_{OUT} , the voltage results:

$$V_{\text{MONITORING}}(T, I_{\text{OUT}}) = \frac{R_{\text{IMON}}[T] \cdot R_{\text{OS}}}{R_{\text{IMON}}[T] + R_{\text{OS}}} \cdot \frac{\text{DCR}[T]}{R_g} \cdot I_{\text{OUT}}$$

where T is the temperature.

If the inductor temperature increases the DCR inductor increases and NTC resistor decreases. As a consequence the equivalent R_{IMON} resistor decreases keeping constant the monitoring voltage respect to temperature variation. NTC resistor must be placed as close as possible to the sense element (phase inductor).

11 Load transient boost technology

LTB Technology™ further enhances the performances of dual-edge asynchronous systems by reducing the system latencies and immediately turning ON the phase to provide the correct amount of energy to the load.


By properly designing the LTB network, as well as the LTB gain, the undershoot and the ring-back can be minimized also optimizing the output capacitors count.

LTB Technology™ monitors the output voltage through a dedicated pin (see [Figure 11](#)) detecting Load-Transients with selected dV/dt and turning-on immediately the phase.

It then implements a parallel independent loop that (bypassing error amplifier (E/A) latencies) reacts to load-transients in very short time (< 150 ns).

LTB Technology™ control loop is reported in [Figure 10](#).

Figure 10. LTB Technology™ control loop



The LTB detector is able to detect output load transients by coupling the output voltage through an R_{LTB} - C_{LTB} network. After detecting a load transient, the LTB ramp is reset and then compared with the COMP pin level. The resulting duty-cycle programmed is then OR-ed with the PWM signal by-passing the main control loop. The phase will then be turned-on and the EA latencies results bypassed as well.

Short LTB pin to SGND to disable the LTB Technology™: in this condition the device works as a dual-edge asynchronous PWM controller.

Sensitivity of the load transient detector and the gain of the LTB ramp can be programmed in order to control precisely both the undershoot and the ring-back.

- Detector design. R_{LTB} - C_{LTB} is design according to the output voltage deviation dV_{OUT} which is desired the controller to be sensitive as follow:

$$R_{LTB} = \frac{dV_{OUT}}{25\mu A} \quad C_{LTB} = \frac{1}{2\pi \cdot R_{LTB} \cdot F_{SW}}$$

- Gain design. Through the LTBGAIN pin it is possible to modify the slope of the LTB Ramp in order to modulate the entity of the LTB response once the LT has been detected. In fact, the response depends on the board design and its parasites requiring different actions from the controller.

Connect $R_{LTBGAIN}$ to SGND using the following relationship in order to select the default value (slope of the LTB ramp equal to 1/2 of the OSC ramp slope).


$$R_{LTBGAIN}[k\Omega] = \frac{2 \cdot 1240 \cdot 10^3}{\left[20 + \left(\frac{F_{sw}[kHz] - 200}{10}\right)\right]}$$

Where F_{SW} is the selected switching frequency (in kHz).

LTB Technology™ design tips.

- Decrease R_{LTB} to increase the system sensitivity making the system sensitive to smaller dV_{OUT} .
- Increase C_{LTB} to increase the system sensitivity making the system sensitive to higher dV/dt .
- Decrease $R_{LTBGAIN}$ to decrease the width of the LTB pulse reducing the system ring-back or vice versa.

Figure 11. LTB connection (left) and waveform (right)



12 Dynamic VID transitions

The device is able to manage dynamic VID code changes that allow output voltage modification during normal device operation.

OVP and UVP signals are masked during every VID transition and they are re-activated after the transition finishes with a 15 μs (typ) delay to prevent from false triggering due to the transition.

When changing dynamically the regulated voltage (D-VID), the system needs to charge or discharge the output capacitor accordingly. This means that an extra-current I_{D-VID} needs to be delivered, especially when increasing the output regulated voltage and it must be considered when setting the over current threshold.

This current can be estimated using the following relationships:

$$I_{D-VID} = C_{OUT} \cdot \frac{dV_{OUT}}{dT_{VID}}$$


where dV_{OUT} is the selected DAC LSB (6.25 mV for VR11.1) and T_{VID} is the time interval between each LSB transition (externally driven).

Overcoming the OC threshold during the dynamic VID causes the device to enter the constant current limitation slowing down the output voltage dV/dt also causing the failure in the D-VID test. In order to avoid this situation the device automatically increases the OCP threshold to 150% of the selected OCP threshold during every VID transition (adding an extra 15 μs of delay).

L6706 checks for VID code modifications (see [Figure 12](#)) on the rising edge of an internal additional DVID-clock and waits for a confirmation on the following falling edge. Once the new code is stable, on the next rising edge, the reference starts stepping up or down in LSB increments every VID-clock cycle until the new VID code is reached. During the transition, VID code changes are ignored; the device re-starts monitoring VID after the transition has finished on the next rising edge available. VID-clock frequency (F_{DVID}) is in the range of 1.8 MHz to assure compatibility with the specifications.

Note: If the new VID code is more than 1 LSB different from the previous, the device will execute the transition stepping the reference with the DVID-clock frequency F_{DVID} until the new code has reached: for this reason it is recommended to carefully control the VID change rate in order to carefully control the slope of the output voltage.

Figure 12. Dynamic VID transitions



13 Enable and disable

L6706 has three different supplies: VCC pin to supply the internal control logic, VCCDR to supply the low side driver and BOOT to supply the high side driver.

If the voltage at pin VCC is not above the turn on threshold specified in the Electrical characteristics table (see [Table 5](#)), the device is shut down: High-side and low-side driver keep the MOSFETs off to show high impedance to the load.

Once the device is correctly supplied, proper operation is assured and the device can be driven by the OUTEN pin to control the power sequencing. Setting the pin free, the device implements a soft-start up to the programmed voltage. Shorting the pin to SGND, it resets the device (SS_END is shorted to SGND in this condition) from any latched condition and also disables the device keeping all the MOSFET turned off to show high impedance to the load.

14 Soft-start


L6706 implements a soft-start to smoothly charge the output filter avoiding high in-rush currents to be required to the input power supply. The device increases the reference from zero up to the programmed value and the output voltage increases accordingly with closed loop regulation.

The device implements soft-start only when all the power supplies are above their own turn-on thresholds and the OUTEN pin is set free.

At the end of the digital soft-start, SS_END signal is set free.

Protections are active during soft-start: Under voltage is enabled when the reference voltage reaches 0.6 V while over voltage is always enabled.

Figure 13. Soft-start



Once L6706 receives all the correct supplies and enables, it initiates the soft-start phase with a $T_{D1} = 1.5$ ms (typ) delay. After that, the reference ramps up to $V_{BOOT} = 1.081$ V (1.100 V - 19 mV) in T_{D2} according to the SSOSC settings and waits for $T_{D3} = 200$ μ sec (typ) during which the device reads the VID lines. Output voltage will then ramps up to the programmed value in T_{D4} with the same slope as before (See Figure 13).

SSOSC defines the frequency of an internal additional soft-start-oscillator used to step the reference from zero up to the programmed value; this oscillator is independent from the main oscillator whose frequency is programmed through the OSC pin.

The current flowing from SSOSC pin before the end of soft-start is used to program the desiderated soft-start time (T_{SS}).


After that the soft-start is finished the current flowing from SSOSC pin is used to program the maximum LTB switching frequency (F_{LIMIT}).

In the Figure 14 is shown the SSOSC connection in order to select both parameter (T_{SS} and F_{LIMIT}) in independent way.

In particular, it allows to precisely programming the startup time up to V_{BOOT} (T_{D2}) since it is a fixed voltage independent by the programmed VID. Total soft-start time dependence on the programmed VID results (see Figure 15).

Note: *If during T_{D3} the programmed VID selects an output voltage lower than V_{BOOT} , the output voltage will ramp to the programmed voltage starting from V_{BOOT} .*

Figure 14. SSOSC connection




$$R_{SSOSC}[k\Omega] = T_{D2}[\mu s] \cdot 40 \cdot 10^{-3} \cdot \left[\frac{1.24 - V_{DIODE}[V]}{1.24} \right]$$

$$T_{SS}[\mu s] = 200[\mu s] + \begin{cases} \frac{R_{SSOSC}[k\Omega]}{40 \cdot 10^{-3}} \cdot \frac{1.24}{1.24 - V_{DIODE}[V]} \cdot \frac{V_{SS}}{V_{BOOT}} & \text{if}(V_{SS} > V_{BOOT}) \\ \frac{R_{SSOSC}[k\Omega]}{40 \cdot 10^{-3}} \cdot \frac{1.24}{1.24 - V_{DIODE}[V]} \cdot \left[1 + \frac{V_{SS}}{V_{BOOT}} \right] & \text{if}(V_{SS} < V_{BOOT}) \end{cases}$$

where T_{SS} is the time spent to reach the programmed voltage V_{SS} and R_{SSOSC} the resistor connected between SSOSC and SSEND (through a signal diode) in $k\Omega$.

Figure 15. Soft-start time (T_{SS}) when using R_{SSOSC} , diode versus SSEND



Use the following relationship to select the maximum LTB switching frequency:

$$F_{LIMIT}[kHz] = \frac{2.11 \cdot 10^4}{F_{LIMIT}[kHz]} \cdot \left[\frac{1.24 - V_{CE}^{BJT}[V]}{1.24} \right]$$


where F_{LIMIT} has to be higher than the F_{SW} switching frequency.

Note: Connecting SSOSC pin to SGND through only the R_{FLIM_SS} resistor (blue one network in Figure 14), the soft-start time depends on the F_{LIMIT} selected. In this case use the following relationship to select F_{LIMIT} and as a consequence the soft-start time:

$$R_{FLIM_SS}[k\Omega] = \frac{2.11 \cdot 10^4}{F_{LIMIT}[kHz]}$$

$$T_{D2}[\mu s] = \frac{5.275 \cdot 10^5}{F_{LIMIT}[kHz]}$$

Figure 16. Soft-start time (T_{SS}) vs F_{LIMIT} when using R_{FLIM_SS} resistor versus SGND




14.1 Low-side-less startup

In order to avoid any kind of negative undershoot on the load side during startup, L6706 performs a special sequence in enabling LS driver to switch: during the soft-start phase, the LS driver results disabled (LS = OFF) until the HS starts to switch. This avoid the dangerous negative spike on the output voltage that can happen if starting over a pre-biased output (see Figure 17).

This particular feature of the device masks the LS turn-on only from the control loop point of view: protections are still allowed to turn-ON the LS MOSFET in case of over voltage if needed.

Figure 17. Low-side-less startup comparison.WITH LS-Less startup



15 Output voltage monitor and protections

L6706 monitors through pin VSEN the regulated voltage in order to manage the OVP and UVP conditions. Protections are active also during soft-start (*See "Soft-start" Section*) while they are masked during D-VID transitions with an additional 67µs delay after the transition has finished to avoid false triggering.

15.1 Undervoltage

If the output voltage monitored by VSEN drops more than 600 mV (typ) below the programmed reference for more than one clock period, the L6706:

- Permanently turns OFF the MOSFETs
- Drives the OSC/ FAULT pin high (3.3 V typ).
- Power supply or OUTEN pin cycling is required to restart operations.


15.2 Preliminary overvoltage

To provide a protection while VCC is below the $UVLO_{VCC}$ threshold is fundamental to avoid damage to the CPU in case of failed HS MOSFETs. In fact, since the device is supplied from the 12 V bus, it is basically "blind" for any voltage below the turn-on threshold ($UVLO_{VCC}$). In order to give full protection to the load, a preliminary-OVP protection is provided while VCC is within $UVLO_{VCC}$ and $UVLO_{Pre-OVP}$

This protection turns-on the low side MOSFETs as long as the VSEN pin voltage is greater than 1.800 V with a 350 mV hysteresis. When set, the protection drives the LS MOSFET with a gate-to-source voltage depending on the voltage applied to VCC. This protection depends also on the OUTEN pin status as detailed in [Figure 18](#).

A simple way to provide protection to the output in all conditions when the device is OFF (then avoiding the unprotected red region in [Figure 18-Left](#)) consists in supplying the controller through the 5 V_{SB} bus as shown in [Figure 18-Right](#): 5V_{SB} is always present before +12 V and, in case of HS short, the LS MOSFET is driven with 5V assuring a reliable protection of the load.

Figure 18. Output voltage protections and typical principle connections



15.3 Over voltage and programmable OVP

Once VCC crosses the turn-ON threshold and the device is enabled (OUTEN = 1), L6706 provides an over voltage protection: when the voltage sensed by VSEN overcomes the OVP threshold (OVP_{TH}), the controller:

- Permanently turns OFF the high-side MOSFETs.
- Permanently turns ON the low-side MOSFET in order to protect the load.
- Drives the OSC/ FAULT pin high (3.3 V typ).
- Power supply or OUTEN pin cycling is required to restart operations.

The OVP threshold can be also programmed through the OVP pin: leaving the pin floating, it is internally pulled-up and the OVP threshold is set to $VID + 175 \text{ mV}$ (typ).

Connecting the OVP pin to SGND through a resistor R_{OVP} the OVP threshold becomes the voltage present at the pin. Since the OVP pin sources a constant $I_{OVP} = 20 \mu\text{A}$ (Min) current (see [Table 5](#)), the programmed voltage becomes:

$$OVP_{TH} = R_{OVP} \cdot 20\mu\text{A(MIN)} \Rightarrow R_{OVP} = \frac{OVP_{TH}}{20\mu\text{A(MIN)}}$$


Filter OVP pin with 100 pF (max) vs. SGND.

Table 8. Over voltage protection threshold

OVP pin	Thresholds	OVP threshold
Floating	Tracking	$OVP_{TH} = VID + 175 \text{ mV}$ (typ)
R_{OVP} to SGND	Fixed	$OVP_{TH} = R_{OVP} \cdot 20 \mu\text{A}$ (min)

Over voltage protections is always active during the soft-start, as shown in the following picture:

Figure 19. OVP threshold during soft-start for tracking (left) and fixed (right) mode



15.4 Overcurrent protection

The device limits the peak the inductor current entering in constant current until setting UVP as below explained.

The over current threshold has to be programmed, by designing the R_{OCSET} resistors as shown in the [Figure 20](#), to a safe value, in order to be sure that the device doesn't enter

OCP during normal operation of the device. This value must take into consideration also the extra current needed during the dynamic VID transition I_{D-VID} (see [Section 12: Dynamic VID transitions](#) for details):

$$I_{OUT}^{OCP} > I_{OUT}^{MAX} + I_{D-VID}$$

The device detects an over current when the I_{INFO} overcome the threshold I_{OCTH} externally programmable through OCSET pin.

$$I_{OCTH} = \frac{V_{OCSET}}{R_{OCSET}} = \frac{1.260(typ)}{R_{OCSET}}$$

$$I_{INFO}^{OCP} = \frac{DCR}{R_g} \cdot \left(I_{OUT}^{OCP} + \frac{\Delta I_L}{2} \right)$$


where ΔI_L is the inductor ripple current (peak-to-peak).

Since the device always senses the current across the inductor, the I_{OCTH} crossing will happen during the HS conduction time: as a consequence of OCP detection, the device will turn OFF the HS MOSFET and turns ON the LSMOSFET until I_{INFO} re-cross the threshold or until the next clock cycle. This implies that the device limits the peak of the inductor current.

In any case, the inductor current won't overcome the I_{OCP} value and this will represent the maximum peak value to consider in the OC design.

The device works in constant-current, and the output voltage decreases as the load increase, until the output voltage reaches the UVP threshold. When this threshold is crossed, MOSFETs are turned off and the device stops working. Cycle the power supply or the OUTEN pin to restart operation.

Figure 20. Overcurrent protection connection



Note: In order to avoid the OCP intervention during the DVID, the device automatically increases the OCP threshold to 150% of the selected OCP threshold during every VID transition (adding an extra 15 μ s of delay).

Since the device reads the current information across inductor DCR, the process spread and temperature variations of these sensing elements has to be considered. Also the programmable threshold spread (I_{OCTH} current spread as a consequence of V_{OCSET} spread, see [Table 5](#)) has to be considered for the R_{OCSET} design:

$$R_{OCSET} = \frac{V_{OCSET}^{(MIN)}}{\left[\frac{DCR(MAX)}{R_g} \cdot \left(I_{OUT}(OCP) + \frac{\Delta I_L}{2} \right) \right] + 77\mu A}$$


15.5 Feedback disconnection

L6706 allows to protect the load from dangerous over voltage also in case of feedback disconnection. The device is able to recognize both FB pin and FBG pin disconnections, as shown in the [Figure 21](#).

When VSEN pin is more than 500 mV higher than VPROG, the device recognize a FBG disconnections. Viceversa, when CS- is more than 700 mV higher than VSEN, the device recognize a FB disconnection.

In both of the previous condition the device stops switching with the MOSFETs permanently OFF and drives high the OSC/FAULT pin. The condition is latched until VCC or OUTEN cycled.

Figure 21. Feedback disconnection



16 Oscillator

The internal oscillator generates the triangular waveform for the PWM charging and discharging with a constant current an internal capacitor. The current delivered to the oscillator is typically 25 μA (corresponding to the free running frequency $F_{\text{SW}} = 200 \text{ kHz}$) and it may be varied using an external resistor (R_{OSC}) connected between the OSC/FAULT pin and SGND or VCC (or a fixed voltage greater than 1.24 V). Since the OSC/FAULT pin is fixed at 1.240 V, the frequency is varied proportionally to the current sunk (forced) from (into) the pin considering the internal gain of 10 kHz/ μA .

In particular connecting R_{OSC} to SGND the frequency is increased (current is sunk from the pin), while connecting R_{OSC} to VCC = 12 V the frequency is reduced (current is forced into the pin), according the following relationships:

R_{OSC} vs. SGND


$$F_{\text{SW}} = 200(\text{kHz}) + \frac{1.240\text{V}}{R_{\text{OSC}}(\text{k}\Omega)} \cdot 9.1 \frac{\text{kHz}}{\mu\text{A}} = 200(\text{kHz}) + \frac{11.284 \cdot 10^3}{R_{\text{OSC}}(\text{k}\Omega)} \Rightarrow R_{\text{OSC}}(\text{k}\Omega) = \frac{11.284 \cdot 10^3}{F_{\text{SW}}(\text{kHz}) - 200(\text{kHz})} [\text{k}\Omega]$$

R_{OSC} vs. +12V

$$F_{\text{SW}} = 200(\text{kHz}) - \frac{12\text{V} - 1.240\text{V}}{R_{\text{OSC}}(\text{k}\Omega)} \cdot 9.1 \frac{\text{kHz}}{\mu\text{A}} = 200(\text{kHz}) - \frac{9.7916 \cdot 10^4}{R_{\text{OSC}}(\text{k}\Omega)} \Rightarrow R_{\text{OSC}}(\text{k}\Omega) = \frac{9.7916 \cdot 10^4}{200(\text{kHz}) - F_{\text{SW}}(\text{kHz})} [\text{k}\Omega]$$

Maximum programmable switching frequency must be limited to 1 MHz to avoid minimum T_{on} limitation. Anyway, device power dissipation must be checked prior to design high switching frequency systems.

Figure 22. R_{OSC} vs. switching frequency



17 Driver section

The integrated high-current driver allow using different types of power MOS (also multiple MOS to reduce the equivalent $R_{ds(ON)}$), maintaining fast switching transition.

The driver for the high-side MOSFETs use BOOT pin for supply and PHASE pin for return. The driver for the low-side MOSFETs use VCCDR pin for supply and PGND pin for return. A minimum voltage at VCCDR pin is required to start operations of the device.

The controller embodies a sophisticated anti-shoot-through system to minimize low side body diode conduction time maintaining good efficiency saving the use of Schottky diodes: when the high-side MOSFET turns off, the voltage on its source begins to fall; when the voltage reaches 2 V, the low-side MOSFET gate drive is suddenly applied. When the low-side MOSFET turns off, the voltage at LGATE pin is sensed. When it drops below 1V, the high-side MOSFET gate drive is suddenly applied.

If the current flowing in the inductor is negative, the source of high-side MOSFET will never drop. To allow the turning on of the low-side MOSFET even in this case, a watchdog controller is enabled: if the source of the high-side MOSFET doesn't drop, the low side MOSFET is switched on so allowing the negative current of the inductor to recirculate. This mechanism allows the system to regulate even if the current is negative.


The BOOT and VCCDR pin are separated from IC's power supply (VCC pin) as well as signal ground (SGND pin) and power ground (PGND pin) in order to maximize the switching noise immunity.

18 System control loop compensation

The control loop is an average current mode control loop (see [Figure 5](#)): the output voltage is equal to the reference programmed by VID minus the droop function terms.

The system control loop is reported in [Figure 24](#). The current information I_{DROOP} sourced by the FB pin flows into R_{FB} implementing the dependence of the output voltage from the read current.

Figure 23. Main control loop



The control loop gain results (obtained opening the loop after the COMP pin):

$$G_{LOOP}(s) = \frac{PWM \cdot Z_F(s) \cdot (R_{DROOP} + Z_P(s))}{[Z_P(s) + Z_L(s)] \cdot \left[\frac{Z_F(s)}{A(s)} + \left(1 + \frac{1}{A(s)}\right) \cdot R_{FB} \right]}$$

Where:

DCR is the Inductor parasitic resistance;

$R_{DROOP} = \frac{DCR}{R_g} \cdot R_{FB}$ is the equivalent output resistance determined by the droop function;

$Z_P(s)$ is the impedance resulting by the parallel of the output capacitor (and its ESR) and the applied load R_O ;

$Z_F(s)$ is the compensation network impedance;

$Z_L(s)$ is the inductor impedance;

$A(s)$ is the error amplifier gain;

$\rho_{PWM} = \frac{3}{5} \cdot \frac{V_{IN}}{\Delta V_{OSC}}$ is the PWM transfer function where ΔV_{OSC} is the oscillator ramp amplitude and has a typical value of 1.5 V.


Removing the dependence from the error amplifier gain, so assuming this gain high enough, and with further simplifications, the control loop gain results:

$$G_{LOOP}(s) = \frac{3}{5} \cdot \frac{V_{IN}}{\Delta V_{OSC}} \cdot \frac{Z_F(s)}{R_{FB}} \cdot \frac{R_O + R_{DROOP}}{R_O + R_L} \cdot \frac{1 + s \cdot C_O \cdot (R_{DROOP} // R_O + ESR)}{s^2 \cdot C_O \cdot L + s \cdot \left[\frac{L}{R_O} + C_O \cdot ESR + C_O \cdot R_L \right] + 1}$$

The system control loop gain (see [Figure 23](#)) is designed in order to obtain a high DC gain to minimize static error and to cross the 0dB axes with a constant -20 dB/dec slope with the

desired crossover frequency ω_T . Neglecting the effect of $Z_F(s)$, the transfer function has one zero and two poles; both the poles are fixed once the output filter is designed (LC filter resonance ω_{LC}) and the zero (ω_{ESR}) is fixed by ESR and the droop resistance.

Figure 24. Equivalent control loop block diagram (left) and bode diagram (right)



To obtain the desired shape an $R_F - C_F$ series network is considered for the $Z_F(s)$ implementation. A zero at $\omega_F = 1/R_F C_F$ is then introduced together with an integrator. This integrator minimizes the static error while placing the zero ω_F in correspondence with the L-C resonance assures a simple -20 dB/dec shape of the gain.

In fact, considering the usual value for the output filter, the LC resonance results to be at frequency lower than the above reported zero.

Compensation network can be simply designed placing $\omega_F = \omega_{LC}$ and imposing the crossover frequency ω_T as desired obtaining (always considering that ω_T might be not higher than 1/10th of the switching frequency F_{SW}):

$$R_F = \frac{R_{FB} \cdot \Delta V_{OSC}}{V_{IN}} \cdot \frac{5}{3} \cdot \omega_T \cdot \frac{L}{(R_{DROOP} + ESR)} C_F = \frac{\sqrt{C_O \cdot L}}{R_F}$$

Moreover, it is suggested to filter the high frequency ripple on the COMP pin adding also a capacitor between COMP pin and FB pin (it does not change the system bandwidth):

$$C_P = \frac{1}{2 \cdot \pi \cdot R_F \cdot F_{SW}}$$

19 Power dissipation

L6706 embeds high current MOSFET drivers for both high side and low side MOSFETs: it is then important to consider the power the device is going to dissipate in driving them in order to avoid overcoming the maximum junction operative temperature.

Exposed pad needs to be soldered to the PCB power ground plane through several VIAs in order to facilitate the heat dissipation.

Two main terms contribute in the device power dissipation: bias power and drivers' power. The first one (P_{DC}) depends on the static consumption of the device through the supply pins and it is simply quantifiable as follow (assuming to supply HS and LS drivers with the same VCC of the device):

$$P_{DC} = V_{CC} \cdot (I_{CC} + I_{CCDR} + I_{BOOT})$$


Drivers' power is the power needed by the driver to continuously switch on and off the external MOSFETs; it is a function of the switching frequency and total gate charge of the selected MOSFETs. It can be quantified considering that the total power P_{SW} dissipated to switch the MOSFETs (easy calculable) is dissipated by three main factors: external gate resistance (when present), intrinsic MOSFET resistance and intrinsic driver resistance. This last term is the important one to be determined to calculate the device power dissipation.

The total power dissipated to switch the MOSFETs results:

$$P_{SW} = F_{SW} \cdot (Q_{GHS} \cdot V_{BOOT} + Q_{GLS} \cdot V_{CCDR})$$

External gate resistors helps the device to dissipate the switching power since the same power P_{SW} will be shared between the internal driver impedance and the external resistor resulting in a general cooling of the device. When driving multiple MOSFETs in parallel, it is suggested to use one gate resistor for each MOSFET.

Figure 25. L6706 dissipated power (quiescent + switching)



20 Layout guidelines

Since the device manages control functions and high-current drivers, layout is one of the most important things to consider when designing such high current applications. A good layout solution can generate a benefit in lowering power dissipation on the power paths, reducing radiation and a proper connection between signal and power ground can optimize the performance of the control loops. Two kind of critical components and connections have to be considered when layouting a VRM based on L6706: power components and connections and small signal components connections.

20.1 Power components and connections

These are the components and connections where switching and high continuous current flows from the input to the load. The first priority when placing components has to be reserved to this power section, minimizing the length of each connection and loop as much as possible. To minimize noise and voltage spikes (EMI and losses) these interconnections must be a part of a power plane and anyway realized by wide and thick copper traces: loop must be anyway minimized. The critical components, i.e. the power transistors, must be close one to the other. The use of multi-layer printed circuit board is recommended.

Figure 26 shows the details of the power connections involved and the current loops. The input capacitance (C_{IN}), or at least a portion of the total capacitance needed, has to be placed close to the power section in order to eliminate the stray inductance generated by the copper traces. Low ESR and ESL capacitors are preferred, MLCC are suggested to be connected near the HS drain. Use proper VIAs number when power traces have to move between different planes on the PCB in order to reduce both parasitic resistance and inductance. Moreover, reproducing the same high-current trace on more than one PCB layer will reduce the parasitic resistance associated to that connection.

Connect output bulk capacitor as near as possible to the load, minimizing parasitic inductance and resistance associated to the copper trace also adding extra decoupling capacitors along the way to the load when this results in being far from the bulk capacitor bank.

Gate traces must be sized according to the driver RMS current delivered to the power MOSFET. The device robustness allows managing applications with the power section far from the controller without losing performances. External gate resistors help the device to dissipate power resulting in a general cooling of the device. When driving multiple MOSFETs in parallel, it is suggested to use one resistor for each MOSFET.


20.2 Small signal components and connections

These are small signal components and connections to critical nodes of the application as well as bypass capacitors for the device supply (see *Figure 26*). Locate the bypass capacitor (VCC and bootstrap capacitor) close to the device and refer sensible components such as frequency set-up resistor R_{OSC} , over current resistor R_{OCSET} . Star grounding is suggested: connect SGND to PGND plane in a single point to avoid that drops due to the high current delivered causes errors in the device behavior.

Remote sensing connection must be routed as parallel nets from the FBG/VSEN pins to the load in order to avoid the pick-up of any common mode noise. Connecting these pins in

points far from the load will cause a non-optimum load regulation, increasing output tolerance. Locate current reading components close to the device. The PCB traces connecting the reading point must use dedicated nets, routed as parallel traces in order to avoid the pick-up of any common mode noise. It's also important to avoid any offset in the measurement and, to get a better precision, to connect the traces as close as possible to the sensing elements. Small filtering capacitor can be added, near the controller, between V_{OUT} and SGND, on the CS- line to allow higher layout flexibility. Power connections and related connections layout.

Figure 26. Power connections and related connections layout



Note: *Boot capacitor extra charge. systems that do not use schottky diodes might show big negative spikes on the phase pin. This spike can be limited as well as the positive spike but has an additional consequence: it causes the bootstrap capacitor to be over-charged. This extra-charge can cause, in the worst case condition of maximum input voltage and during particular transients, that boot-to-phase voltage overcomes the abs. max. ratings also causing device failures. It is then suggested in this cases to limit this extra-charge by adding a small resistor in series to the boot diode (see Figure 26) and by using standard and low-capacitive diodes.*

20.3 Embedding L6706 - Based VR

When embedding the VRD into the application, additional care must be taken since the whole VRD is a switching DC/DC regulator and the most common system in which it has to work is a digital system such as MB or similar. In fact, latest MB has become faster and powerful: high speed data bus are more and more common and switching-induced noise produced by the VRD can affect data integrity if not following additional layout guidelines. Few easy points must be considered mainly when routing traces in which high switching currents flow (high switching currents cause voltage spikes across the stray inductance of the trace causing noise that can affect the near traces):

Keep safe guarding distance between high current switching VRD traces and data buses, especially if high-speed data bus to minimize noise coupling. Keep safe guard distance or filter properly when routing bias traces for I/O sub-systems that must walk near the VRD.

Possible causes of noise can be located in the PHASE connection, MOSFET gate drive and Input voltage path (from input bulk capacitors and HS drain). Also PGND connection must be considered if not insisting on a power ground plane. These connections must be carefully kept far away from noise-sensitive data bus. Since the generated noise is mainly due to the switching activity of the VRM, noise emissions depend on how fast the current switches. To reduce noise emission levels, it is also possible, in addition to the previous guidelines, to reduce the current slope by properly tuning the HS gate resistor and the PHASE snubber network.


21 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

Table 9. VFQFPN-40 mechanical data

Dim.	mm			inch		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	0.800	0.900	1.000	0.031	0.035	0.039
A1		0.020	0.050		0.0008	0.0019
b	0.180	0.250	0.300	0.007	0.009	0.012
D	5.900	6.000	6.100	0.232	0.236	0.240
D2	3.950	4.100	4.200	0.155	0.161	0.165
E	5.900	6.000	6.100	0.232	0.236 e	0.240
E2	3.950	4.100	4.200	0.155	0.161	0.165
e		0.500			0.020	
L	0.300	0.400	0.500 id	0.012	0.015	0.018
ddd		0.080			0.003	

Figure 27. VFQFPN-40 package dimensions



22 Revision history

Table 10. Document revision history

Date	Revision	Changes
26-May-2009	1	First release
20-Jan-2010	2	Updated Table 2 on page 6 , Table 4 on page 10 , Chapter 10 on page 24 , Figure 9 on page 24 and Chapter 16 on page 38

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com