HARRIS SEMICONDUCTOR

HGTP12N60C3D, HGT1S12N60C3D, HGT1S12N60C3DS

24A, 600V, UFS Series N-Channel IGBT with Anti-Parallel Hyperfast Diodes

January 1997

Features

- **24A, 600V at $T_C = 25^oC$**
- **Typical Fall Time at $T_J = 150^oC$ 210ns**
- **Short Circuit Rating**
- **Low Conduction Loss**
- **Hyperfast Anti-Parallel Diode**

Ordering Information

PART NUMBER	PACKAGE	BRAND
HGTP12N60C3D	TO-220AB	12N60C3D
HGT1S12N60C3D	TO-262AA	12N60C3D
HGT1S12N60C3DS	TO-263AB	12N60C3D

NOTE: When ordering, use the entire part number. Add the suffix 9A to obtain the TO-263 variant in Tape and Reel, i.e., HGT1S12N60C3DS9A.

Description

This family of MOS gated high voltage switching devices combine the best features of MOSFETs and bipolar transistors. The device has the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between 25^{o}C and 150^{o}C. The IGBT used is the development type TA49123. The diode used in anti-parallel with the IGBT is the development type TA49188.

The IGBT is ideal for many high voltage switching applications operating at moderate frequencies where low conduction losses are essential.

Formerly Developmental Type TA49182.

Symbol



Packaging

JEDEC TO-220AB



JEDEC TO-262AA



JEDEC TO-263AB



HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,53	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper ESD Handling Procedures.

File Number **4261**

Absolute Maximum Ratings $T_C = 25^oC$, Unless Otherwise Specified

		ALL TYPES	UNITS
Collector-Emitter Voltage	BV_{CES}	600	V
Collector Current Continuous			
At $T_C = 25^oC$	I_{C25}	24	A
At $T_C = 110^oC$	I_{C110}	12	A
Average Diode Forward Current at 110^oC	$I_{(AVG)}$	12	A
Collector Current Pulsed (Note 1)	I_{CM}	96	A
Gate-Emitter Voltage Continuous	V_{GES}	±20	V
Gate-Emitter Voltage Pulsed	V_{GEM}	±30	V
Switching Safe Operating Area at $T_J = 150^oC$, Figure 14	SSOA	24A at 600V	
Power Dissipation Total at $T_C = 25^oC$	P_D	104	W
Power Dissipation Derating $T_C > 25^oC$		0.83	$W/^oC$
Operating and Storage Junction Temperature Range	T_J, T_{STG}	-40 to 150	^oC
Maximum Lead Temperature for Soldering	T_L	260	^oC
Short Circuit Withstand Time (Note 2) at $V_{GE} = 15V$	t_{SC}	4	µs
Short Circuit Withstand Time (Note 2) at $V_{GE} = 10V$	t_{SC}	13	µs

NOTE:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. $V_{CE(PK)} = 360V$, $T_J = 125^oC$, $R_{GE} = 25\Omega$.

Electrical Specifications $T_C = 25^oC$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS		LIMITS MIN	TYP	MAX	UNITS
Collector-Emitter Breakdown Voltage	BV_{CES}	$I_C = 250\mu A$, $V_{GE} = 0V$		600	-	-	V
Collector-Emitter Leakage Current	I_{CES}	$V_{CE} = BV_{CES}$	$T_C = 25^oC$	-	-	250	µA
			$T_C = 150^oC$	-	-	2.0	mA
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	$I_C = I_{C110}$, $V_{GE} = 15V$	$T_C = 25^oC$	-	1.65	2.0	V
			$T_C = 150^oC$	-	1.85	2.2	V
		$I_C = 15A$, $V_{GE} = 15V$	$T_C = 25^oC$	-	1.80	2.2	V
			$T_C = 150^oC$	-	2.0	2.4	V
Gate-Emitter Threshold Voltage	$V_{GE(TH)}$	$I_C = 250\mu A$, $V_{CE} = V_{GE}$		3.0	5.0	6.0	V
Gate-Emitter Leakage Current	I_{GES}	$V_{GE} = \pm 20V$		-	-	±100	nA
Switching SOA	SSOA	$T_J = 150^oC$, $V_{GE} = 15V$, $R_G = 25\Omega$, L = 100µH	$V_{CE(PK)} = 480V$	80	-	-	A
			$V_{CE(PK)} = 600V$	24	-	-	A
Gate-Emitter Plateau Voltage	V_{GEP}	$I_C = I_{C110}$, $V_{CE} = 0.5 BV_{CES}$		-	7.6	-	V
On-State Gate Charge	$Q_{g(ON)}$	$I_C = I_{C110}$, $V_{CE} = 0.5 BV_{CES}$	$V_{GE} = 15V$	-	48	55	nC
			$V_{GE} = 20V$	-	62	71	nC
Current Turn-On Delay Time	$t_{d(ON)I}$	$T_J = 150^oC$, $I_{CE} = I_{C110}$, $V_{CE(PK)} = 0.8 BV_{CES}$, $V_{GE} = 15V$, $R_G = 25\Omega$, L = 100µH Note 3		-	28	-	ns
Current Rise Time	t_{ri}			-	20	-	ns
Current Turn-Off Delay Time	$t_{d(OFF)I}$			-	270	400	ns
Current Fall Time	t_{fi}			-	210	275	ns
Turn-On Energy	E_{ON}			-	380	-	µJ
Turn-Off Energy (Note 3)	E_{OFF}			-	900	-	µJ
Diode Forward Voltage	V_{EC}	$I_{EC} = 12A$		-	1.7	2.1	V

Electrical Specifications $T_C = 25^oC$, Unless Otherwise Specified **(Continued)**

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS MIN	TYP	MAX	UNITS
Diode Reverse Recovery Time	t_{rr}	I_{EC} = 12A, dI_{EC}/dt = 200A/µs	-	32	40	ns
		I_{EC} = 1.0A, dI_{EC}/dt = 200A/µs	-	23	30	ns
Thermal Resistance	$R_{\theta JC}$	IGBT	-	-	1.2	$^oC/W$
		Diode	-	-	1.9	$^oC/W$

NOTE:

3. Turn-Off Energy Loss (E_{OFF}) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse, and ending at the point where the collector current equals zero (I_{CE} = 0A). This family of devices was tested per JEDEC Standard No. 24-1 Method for Measurement of Power Device Turn-Off Switching Loss. This test method produces the true total Turn-Off Energy Loss. Turn-On losses include losses due to diode recovery.

Typical Performance Curves



FIGURE 1. TRANSFER CHARACTERISTICS



FIGURE 2. SATURATION CHARACTERISTICS



FIGURE 3. COLLECTOR TO EMITTER ON-STATE VOLTAGE



FIGURE 4. COLLECTOR TO EMITTER ON-STATE VOLTAGE

Typical Performance Curves (Continued)



FIGURE 5. MAXIMUM DC COLLECTOR CURRENT AS A FUNCTION OF CASE TEMPERATURE



FIGURE 6. SHORT CIRCUIT WITHSTAND TIME



FIGURE 7. TURN ON DELAY TIME AS A FUNCTION OF COLLECTOR TO EMITTER CURRENT



FIGURE 8. TURN OFF DELAY TIME AS A FUNCTION OF COLLECTOR TO EMITTER CURRENT



FIGURE 9. TURN ON RISE TIME AS A FUNCTION OF COLLECTOR TO EMITTER CURRENT



FIGURE 10. TURN OFF FALL TIME AS A FUNCTION OF COLLECTOR TO EMITTER CURRENT

Typical Performance Curves (Continued)



FIGURE 11. TURN ON ENERGY LOSS AS A FUNCTION OF COLLECTOR TO EMITTER CURRENT



FIGURE 12. TURN OFF ENERGY LOSS AS A FUNCTION OF COLLECTOR TO EMITTER CURRENT



FIGURE 13. OPERATING FREQUENCY AS A FUNCTION OF COLLECTOR TO EMITTER CURRENT



FIGURE 14. SWITCHING SAFE OPERATING AREA



FIGURE 15. CAPACITANCE AS A FUNCTION OF COLLECTOR TO EMITTER VOLTAGE



FIGURE 16. GATE CHARGE WAVEFORMS

Typical Performance Curves (Continued)



FIGURE 17. IGBT NORMALIZED TRANSIENT THERMAL IMPEDANCE, JUNCTION TO CASE



FIGURE 18. DIODE FORWARD CURRENT AS A FUNCTION OF FORWARD VOLTAGE DROP



FIGURE 19. RECOVERY TIMES AS A FUNCTION OF FORWARD CURRENT

Test Circuit and Waveform



FIGURE 20. INDUCTIVE SWITCHING TEST CIRCUIT



FIGURE 21. SWITCHING TEST WAVEFORMS

Operating Frequency Information

Operating frequency information for a typical device (Figure 13) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 4, 7, 8, 11 and 12. The operating frequency plot (Figure 13) of a typical device shows f_{MAX1} or f_{MAX2} whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

f_{MAX1} is defined by $f_{MAX1} = 0.05/(t_{D(OFF)I} + t_{D(ON)I})$. Deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible. $t_{D(OFF)I}$ and $t_{D(ON)I}$ are defined in Figure 21.

Device turn-off delay can establish an additional frequency limiting condition for an application other than T_{JMAX}. $t_{D(OFF)I}$ is important when controlling output ripple under a lightly loaded condition.

f_{MAX2} is defined by $f_{MAX2} = (P_D - P_C)/(E_{OFF} + E_{ON})$. The allowable dissipation (P_D) is defined by $P_D = (T_{JMAX} - T_C)/R_{\theta JC}$. The sum of device switching and conduction losses must not exceed P_D. A 50% duty factor was used (Figure 13) and the conduction losses (P_C) are approximated by $P_C = (V_{CE} \times I_{CE})/2$.

E_{ON} and E_{OFF} are defined in the switching waveforms shown in Figure 21. E_{ON} is the integral of the instantaneous power loss ($I_{CE} \times V_{CE}$) during turn-on and E_{OFF} is the integral of the instantaneous power loss during turn-off. All tail losses are included in the calculation for E_{OFF}; i.e., the collector current equals zero ($I_{CE} = 0$).

Handling Precautions for IGBTs

Insulated Gate Bipolar Transistors are susceptible to gate-insulation damage by the electrostatic discharge of energy through the devices. When handling these devices, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. With proper handling and application procedures, however, IGBT's are currently being extensively used in production by numerous equipment manufacturers in military, industrial and consumer applications, with virtually no damage problems due to electrostatic discharge. IGBT's can be handled safely if the following basic precautions are taken:

1. Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs or by the insertion into conductive material such as "ECCOSORBD™ LD26" or equivalent.
2. When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means, for example, with a metallic wristband.
3. Tips of soldering irons should be grounded.
4. Devices should never be inserted into or removed from circuits with power on.
5. **Gate Voltage Rating** - Never exceed the gate-voltage rating of V_{GEM}. Exceeding the rated V_{GE} can result in permanent damage to the oxide layer in the gate region.
6. **Gate Termination** - The gates of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the device due to voltage buildup on the input capacitor due to leakage currents or pickup.
7. **Gate Protection** - These devices do not have an internal monolithic Zener Diode from gate to emitter. If gate protection is required, an external Zener is recommended.

ECCOSORBD™ is a Trademark of Emerson and Cumming, Inc.

All Harris Semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

Sales Office Headquarters

For general information regarding Harris Semiconductor and its products, call **1-800-4-HARRIS**

NORTH AMERICA
Harris Semiconductor
P. O. Box 883, Mail Stop 53-210
Melbourne, FL 32902
TEL: 1-800-442-7747
(407) 729-4984
FAX: (407) 729-5321

EUROPE
Harris Semiconductor
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05

ASIA
Harris Semiconductor PTE Ltd.
No. 1 Tannery Road
Cencon 1, #09-01
Singapore 1334
TEL: (65) 748-4200
FAX: (65) 748-0400

HARRIS SEMICONDUCTOR