

National Semiconductor is now part of  
Texas Instruments.

Search <http://www.ti.com/> for the latest technical  
information and details on our current products and services.

# 54F/74F373

## Octal Transparent Latch with TRI-STATE® Outputs

### General Description

The 'F373 consists of eight latches with TRI-STATE outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable ( $\overline{OE}$ ) is LOW. When  $\overline{OE}$  is HIGH the bus output is in the high impedance state.


### Features

- Eight latches in a single package
- TRI-STATE outputs for bus interfacing
- Guaranteed 4000V minimum ESD protection


Commercial	Military	Package Number	Package Description
74F373PC		N20A	20-Lead (0.300" Wide) Molded Dual-In-Line
	54F373DM (QB)	J20A	20-Lead Ceramic Dual-In-Line
74F373SC (Note 1)		M20B	20-Lead (0.300" Wide) Molded Small Outline, JEDEC
74F373SJ (Note 1)		M20D	20-Lead (0.300" Wide) Molded Small Outline, EIAJ
74F373MSA (Note 1)		MSA20	20-Lead Molded Shrink Small Outline, EIAJ Type II
	54F373FM (QB)	W20A	20-Lead Cerpack
	54F373LM (QB)	E20A	20-Lead Ceramic Leadless Chip Carrier, Type C

Note 1: Devices also available in 13" reel. Use suffix = SCX, SJX, and MSAX.

### Logic Symbols





### Pin Assignment for DIP, SOIC, SSOP and Flatpak



### Connection Diagrams

### Pin Assignment for LCC



TRI-STATE® is a registered trademark of National Semiconductor Corporation.

54F/74F373 Octal Transparent Latch with TRI-STATE Outputs

## Unit Loading/Fan Out

Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input $I_{IH}/I_{IL}$ Output $I_{OH}/I_{OL}$
D <sub>0</sub> -D <sub>7</sub>	Data Inputs	1.0/1.0	20 $\mu$ A/ -0.6 mA
LE	Latch Enable Input (Active HIGH)	1.0/1.0	20 $\mu$ A/ -0.6 mA
$\overline{OE}$	Output Enable Input (Active LOW)	1.0/1.0	20 $\mu$ A/ -0.6 mA
O <sub>0</sub> -O <sub>7</sub>	TRI-STATE Latch Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)

## Functional Description


The 'F373 contains eight D-type latches with TRI-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the D<sub>n</sub> inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The TRI-STATE buffers are controlled by the Output Enable ( $\overline{OE}$ ) input. When  $\overline{OE}$  is LOW, the buffers are in the bi-state mode. When  $\overline{OE}$  is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

## Truth Table

Inputs			Output
LE	$\overline{OE}$	D <sub>n</sub>	O <sub>n</sub>
H	L	H	H
H	L	L	L
L	L	X	O <sub>n</sub> (no change)
X	H	X	Z

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Immaterial  
 Z = High Impedance State

## Logic Diagram



TL/F/9523-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
Plastic	-55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

**Note 2:** Either voltage limit or current limit is sufficient to protect inputs.

Voltage Applied to Output in HIGH State (with V <sub>CC</sub> = 0V)	-0.5V to V <sub>CC</sub>
Standard Output	-0.5V to +5.5V
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)
ESD Last Passing Voltage (Min)	4000V

## Recommended Operating Conditions

Free Air Ambient Temperature	-55°C to +125°C
Military	0°C to +70°C
Commercial	
Supply Voltage	+4.5V to +5.5V
Military	+4.5V to +5.5V
Commercial	

## DC Electrical Characteristics

Symbol	Parameter	54F/74F			Units	V <sub>CC</sub>	Conditions
		Min	Typ	Max			
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage	54F 10% V <sub>CC</sub> 54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub> 74F 5% V <sub>CC</sub> 74F 5% V <sub>CC</sub>	2.5 2.4 2.5 2.4 2.7 2.7		V	Min	I <sub>OH</sub> = -1 mA I <sub>OH</sub> = -3 mA I <sub>OH</sub> = -1 mA I <sub>OH</sub> = -3 mA I <sub>OH</sub> = -1 mA I <sub>OH</sub> = -3 mA
V <sub>OL</sub>	Output LOW Voltage	54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub>		0.5 0.5	V	Min	I <sub>OL</sub> = 20 mA I <sub>OL</sub> = 24 mA
I <sub>IH</sub>	Input HIGH Current	54F 74F		20.0 5.0	μA	Max	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current Breakdown Test	54F 74F		100 7.0	μA	Max	V <sub>IN</sub> = 7.0V
I <sub>CEX</sub>	Output HIGH Leakage Current	54F 74F		250 50	μA	Max	V <sub>OUT</sub> = V <sub>CC</sub>
V <sub>ID</sub>	Input Leakage Test	74F	4.75		V	0.0	I <sub>ID</sub> = 1.9 μA All Other Pins Grounded
I <sub>OD</sub>	Output Leakage Circuit Current	74F		3.75	μA	0.0	V <sub>IOD</sub> = 150 mV All Other Pins Grounded
I <sub>IL</sub>	Input LOW Current			-0.6	mA	Max	V <sub>IN</sub> = 0.5V
I <sub>OZH</sub>	Output Leakage Current			50	μA	Max	V <sub>OUT</sub> = 2.7V
I <sub>OZL</sub>	Output Leakage Current			-50	μA	Max	V <sub>OUT</sub> = 0.5V
I <sub>OS</sub>	Output Short-Circuit Current			-60	mA	Max	V <sub>OUT</sub> = 0V
I <sub>ZZ</sub>	Bus Drainage Test			500	μA	0.0V	V <sub>OUT</sub> = 5.25V
I <sub>CCZ</sub>	Power Supply Current		38	55	mA	Max	V <sub>O</sub> = HIGH Z

## AC Electrical Characteristics


Symbol	Parameter	74F			54F		74F		Units
		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF			T <sub>A</sub> , V <sub>CC</sub> = Mil C <sub>L</sub> = 50 pF		T <sub>A</sub> , V <sub>CC</sub> = Com C <sub>L</sub> = 50 pF		
		Min	Typ	Max	Min	Max	Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay D <sub>n</sub> to O <sub>n</sub>	3.0	5.3	7.0	3.0	8.5	3.0	8.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay LE to O <sub>n</sub>	5.0	9.0	11.5	5.0	15.0	5.0	13.0	
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time	2.0	5.0	11.0	2.0	13.5	2.0	12.0	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time	1.5	4.5	6.5	1.5	10.0	1.5	7.5	
		2.0	5.6	7.5	2.0	10.0	2.0	8.5	ns
		1.5	3.8	5.0	1.5	7.0	1.5	6.0	ns

## AC Operating Requirements



Symbol	Parameter	74F		54F		74F		Units
		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V		T <sub>A</sub> , V <sub>CC</sub> = Mil		T <sub>A</sub> , V <sub>CC</sub> = Com		
		Min	Max	Min	Max	Min	Max	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time, HIGH or LOW D <sub>n</sub> to LE	2.0		2.0		2.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW D <sub>n</sub> to LE	3.0		3.0		3.0		
t <sub>w</sub> (H)	LE Pulse Width, HIGH	6.0		6.0		6.0		ns

## Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:




**Physical Dimensions** inches (millimeters)



**20-Lead Ceramic Leadless Chip Carrier (L)**  
 NS Package Number E20A




E20A (REV D)







**20-Lead Ceramic Dual-In-Line Package (D)**  
 NS Package Number J20A

J20A (REV M)

**Physical Dimensions** inches (millimeters) (Continued)




**20-Lead (0.300" Wide) Molded Small Outline Package, JEDEC (S)  
NS Package Number M20B**




**20-Lead (0.300" Wide) Small Outline Package, EIAJ (SJ)  
NS Package Number M20D**

**Physical Dimensions** inches (millimeters) (Continued)




**20-Lead Molded Shrink Small Outline Package, EIAJ, Type II (MSA)**  
NS Package Number MSA20



**20-Lead (0.300" Wide) Molded Dual-In-Line Package (P)**  
NS Package Number N20A



**Physical Dimensions** inches (millimeters) (Continued)



**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 <p><b>National Semiconductor Corporation</b> 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: 1(800) 272-9959 TWX: (910) 339-9240</p>	<p><b>National Semiconductor GmbH</b> Livny-Gargan-Str. 10 D-82256 Fürstenfeldbruck Germany Tel: (81-41) 35-0 Telex: 527849 Fax: (81-41) 35-1</p>	<p><b>National Semiconductor Japan Ltd.</b> Sumitomo Chemical Engineering Center Bldg. 7F 1-7-1, Nakase, Mihama-Ku Chiba-City, Ciba Prefecture 261 Tel: (043) 299-2300 Fax: (043) 299-2500</p>	<p><b>National Semiconductor Hong Kong Ltd.</b> 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960</p>	<p><b>National Semicondutores Do Brazil Ltda.</b> Rue Deputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Telex: 391-1131931 NSBR BR Fax: (55-11) 212-1181</p>	<p><b>National Semiconductor (Australia) Pty. Ltd.</b> Building 16 Business Park Drive Monash Business Park Nottingham, Melbourne Victoria 3168 Australia Tel: (3) 558-9999 Fax: (3) 558-9998</p>
--	---	--	---	---	---

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

[Products](#) > [Military/Aerospace](#) > [Logic](#) > [FAST](#) > **54F373**

# 54F373 Product Folder

## Octal Transparent Latch with TRI-STATE Outputs

[General Description](#)[Features](#)[Datasheet](#)[Package & Models](#)[Samples & Pricing](#)

### Datasheet

Title	Size in Kbytes	Date	<a href="#">View Online</a>	<a href="#">Download</a>	<a href="#">Receive via Email</a>
54F373 Octal Transparent Latch with TRI-STATE(RM) Outputs	174 Kbytes	9-Dec-97	<a href="#">View Online</a>	<a href="#">Download</a>	<a href="#">Receive via Email</a>
54F373 Mil-Aero Datasheet MN54F373-X	14 Kbytes		<a href="#">View Online</a>	<a href="#">Download</a>	<a href="#">Receive via Email</a>

If you have trouble printing or viewing PDF file(s), see [Printing Problems](#).

### Package Availability, Models, Samples & Pricing

Part Number	Package			Status	Models		Samples & Electronic Orders	Budgetary Pricing		Std Pack Size	<a href="#">Package Marking</a>
	Type	Pins	MSL		SPICE	IBIS		Qty	\$US each		
54F373LMQB	<a href="#">LCC</a>	20	<a href="#">MSL</a>	Full production	N/A	N/A		50+	\$4.4000	rail of 50	[logo]cZcSc4cA 54F373 LMQB /QcM SE
54F373DMQB	<a href="#">CERDIP</a>	20	<a href="#">MSL</a>	Full production	N/A	N/A	<a href="#">Buy Now</a>	50+	\$2.2000	rail of 20	[logo]cZcSc4cASE 54F373DMQB QcM
54F373FMQB	<a href="#">CERPACK</a>	20	<a href="#">MSL</a>	Full production	N/A	N/A		50+	\$4.0000	rail of 19	[logo]cZcSc4cASE 54F373FMQB QcM
JM38510/34601B2	<a href="#">LCC</a>	20	<a href="#">MSL</a>	Full production	N/A	N/A		50+	\$4.7500	rail of 50	[logo] JM38510 /34601B2A 27014 QS cZcSc4cASE
JM38510/34601BR	<a href="#">CERDIP</a>	20	<a href="#">MSL</a>	Full production	N/A	N/A		50+	\$2.3200	rail of 20	[logo] cZcSc4cASE JM38510/34601BRA 27014 QS
JM38510/34601BS	<a href="#">CERPACK</a>	20	<a href="#">MSL</a>	Full production	N/A	N/A		50+	\$4.5000	rail of 19	[logo]cZcSc4cASE JM38510/ 34601BSA 27014 QS

JD54F373SRA	<a href="#">CERDIP</a>	20	<a href="#">MSL</a>	Full production	N/A	N/A				rail of N/A	[logo]cZcSc4cA\$E JM38510/34601SRA 27014 Q
JM38510/34601SS	<a href="#">CERPACK</a>	20	<a href="#">MSL</a>	Full production	N/A	N/A		50+	\$145.0000	rail of 19	[logo]cZcSc4cA\$E 27014 JM38510/34601SSA Q

## General Description

The 'F373 consists of eight latches with TRI-STATE outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (OE#) is LOW. When OE# is HIGH the bus output is in the high impedance state.

## Features

- Eight latches in a single package
- TRI-STATE outputs for bus interfacing
- Guaranteed 4000V minimum ESD protection

[Information as of 5-Aug-2002]

---

**Search**

[Design](#)

[Purchasing](#)

[Quality](#)

[Company](#)

[Home](#)

---

[About Languages](#) . [Website Guide](#) . [About "Cookies"](#) . National is [QS 9000 Certified](#) . [Privacy/Security Statement](#) . [Contact Us](#) . [Site Terms & Conditions of Use](#) . Copyright 2002 © National Semiconductor Corporation . [My Preferences](#) . [Feedback](#)