

## CHMOS High Integration 16-Bit Microprocessor

The 80C186 is a CHMOS high integration microprocessor. In has features which are new to the 80186 family which include a DRAM refresh control unit, power-save mode and a direct numerics interface. When used in "compatible" mode, the 80C186 is 100% pin-for-pin compatible with the NMOS 80186 (except for 8087 applications). The "enhanced" mode of operation allows the full feature set of the 80C186 to be used. The 80C186 is upward compatible with 8086 and 8088 software and fully compatible with 80186 and 80188 software.

# Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer (OCM).

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

## **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
  - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

INTEL CORP (UP/PRPHLS)

PRELIMINARY

# 80C186 CHMOS HIGH INTEGRATION 16-BIT MICROPROCESSOR

- Operation Modes Include:
  - Enhanced Mode Which Has
    - DRAM Refresh Control Unit
    - Power-Save Mode
    - Direct Interface to New Numerics
       Coprocessor
  - Compatible Mode
    - NMOS 80186 Pin-for-Pin
       Replacement for Non-Numerics
       Applications
- **Integrated Feature Set** 
  - Enhanced 80C86/C88 CPU
  - Clock Generator
  - 2 Independent DMA Channels
  - Programmable Interrupt Controller
  - 3 Programmable 16-Bit Timers
  - Dynamic RAM Refresh Control Unit
  - Programmable Memory and Peripheral Chip Select Logic
  - Programmable Wait State Generator
  - Local Bus Controller
  - Power Save Mode
  - System-Level Testing Support (High Impedance Test Mode)
- Available in 16 MHz (80C186-16),
   12.5 MHz (80C186-12) and 10 MHz (80C186) Versions
- Direct Addressing Capability to 1 Mbyte Memory and 64 Kbyte I/O

- Completely Object Code Compatible with All Existing 8086/8088 Software and Also Has 10 Additional Instructions Over 8086/8088
- Complete System Development Support
  - All 8086 and NMOS 80186 Software
     Development Tools Can Be Used for 80C186 System Development
    - ASM 86 Assembler, PL/M-86, Pascal-86, FORTRAN-86, C-86 and System Utilities
    - In-Circuit-Emulator (ICE™-186)
- High Performance Numeric Coprocessing Capability through 80C187 Interface
- Available in 68-Pin:
  - Plastic Leaded Chip Carrier (PLCC)
  - Ceramic Pin Grld Array (PGA)
  - Ceramic Leadless Chip Carrier (JEDEC A Package)

(See Packaging Outlines and Dimensions, Order Number 231369)

- Available in EXPRESS Extended Temperature Range (-40°C to +85°C)
- Available in Military:
  - Different Specifications
  - -- 10 MHz (M80C186-10) and 12.5 MHz (M80C186-12) Versions

(See M80C186 data sheet, Order Number 270500 for specifications)

The Intel 80C186 is a CHMOS high integration microprocessor. In has features which are new to the 80186 family which include a DRAM refresh control unit, power-save mode and a direct numerics interface. When used in "compatible" mode, the 80C186 is 100% pin-for-pin compatible with the NMOS 80186 (except for

The 80C186 is upward compatible with 8086 and 8088 software and fully compatible with 80186 and 80188 software.

24

8087 applications). The "enhanced" mode of operation allows the full feature set of the 80C186 to be used.





Figure 1. 80C186 Block Diagram






Figure 2. 80C186 Pinout Diagrams

270354-3

intel.

## 80C186

Preliminary

INTEL CORP (UP/PRPHLS)

T-49-17-15

## Table 1. 80C186 Pin Description

Symbol	Pin No.	Туре	Name and Function
V <sub>CC</sub>	9 43	l I	System Power: +5 volt power supply.
V <sub>SS</sub>	26 60	 	System Ground.
RESET	57	0	RESET Output indicates that the 80C186 CPU is being reset, and can be used as a system reset. It is active HIGH, synchronized with the processor clock, and lasts an integer number of clock periods corresponding to the length of the RES signal. Reset goes inactive 2 clockout periods after RES goes inactive. When tied to the TEST/BUSY pin, RESET forces the 80C186 into enhanced mode. RESET is not floated during bus hold.
X1 X2	59 58	0	Crystal Inputs X1 and X2 provide external connections for a fundamental mode or third overtone parallel resonant crystal for the internal oscillator. X1 can connect to an external clock instead of a crystal. In this case, minimize the capacitance on X2. The input or oscillator frequency is internally divided by two to generate the clock signal (CLKOUT).
CLKOUT	56	0	Clock Output provides the system with a 50% duty cycle waveform. All device pin timings are specified relative to CLKOUT. CLKOUT is active during reset and bus hold.
RES	24		An active RES causes the 80C186 to immediately terminate its present activity, clear the internal logic, and enter a dormant state. This signal may be asynchronous to the 80C186 clock. The 80C186 begins fetching instructions approximately 6½ clock cycles after RES is returned HIGH. For proper initialization, V <sub>CC</sub> must be within specifications and the clock signal must be stable for more than 4 clocks with RES held LOW. RES is internally synchronized. This input is provided with a Schmitt-trigger to facilitate power-on RES generation via an RC network.
TEST/BUSY	47	1/0	The TEST pin is sampled during and after reset to determine whether the 80C186 is to enter Compatible or Enhanced Mode. Enhanced Mode requires TEST to be HIGH on the rising edge of RES and LOW four CLKOUT cycles later. Any other combination will place the 80C186 in Compatible Mode. During power-up, active RES is required to configure TEST/BUSY as an input. A weak internal pullup ensures a HIGH state when the input is not externally driven.
			TEST—In Compatible Mode this pin is configured to operate as TEST.  This pin is examined by the WAIT instruction. If the TEST input is HIGH when WAIT execution begins, instruction execution will suspend. TEST will be resampled every five clocks until it goes LOW, at which time execution will resume. If interrupts are enabled while the 80C186 is waiting for TEST, interrupts will be serviced.
			BUSY—In Enhanced Mode, this pin is configured to operate as BUSY. The BUSY input is used to notify the 80C186 of Numerics Processor Extension activity. Floating point instructions executing in the 80C186 sample the BUSY pin to determine when the Numerics Processor is ready to accept a new command. BUSY is active HIGH.
TMR IN 0 TMR IN 1	20 21	l	Timer Inputs are used either as clock or control signals, depending upon the programmed timer mode. These inputs are active HIGH (or LOW-to-HIGH transitions are counted) and internally synchronized. Timer Inputs must be tied HIGH when not being used as clock or retrigger inputs.
TMR OUT 0 TMR OUT 1	22 23	0 0	Timer outputs are used to provide single pulse or continous waveform generation, depending upon the timer mode selected. These outputs are not floated during a bus hold.

56E D 4826175 0117958 233 IIIIL1

Table 1. 80C186 Pin Description (Continued)

T-49-17-15

Dia No.		T-49-17-
Pin No.	Туре	Name and Function
18 19		DMA Request is asserted HIGH by an external device when it is ready for DMA Channel 0 or 1 to perform a transfer. These signals are level-triggered and internally synchronized.
46		The Non-Maskable Interrupt input causes a Type 2 interrupt. An NMI transition from LOW to HIGH is latched and synchronized internally, and initiates the interrupt at the next instruction boundary. NMI must be asserted for at least one CLKOUT period. The Non-Maskable Interrupt cannot be avoided by programming.
45 44 42 41	<u>1</u> 0	Maskable Interrupt Requests can be requested by activating one of these pins. When configured as inputs, these pins are active HIGH. Interrupt Requests are synchronized internally. INT2 and INT3 may be configured to provide active-LOW interrupt-acknowledge output signals. All interrupt inputs may be configured to be either edge- or level-triggered. To ensure recognition, all interrupt requests must remain active until the interrupt is acknowledged. When Slave Mode is selected, the function of these pins changes (see Interrupt Controller section of this data sheet).
65 66 67 68	0000	Address Bus Outputs (16–19) and Bus Cycle Status (3–6) indicate the four most significant address bits during $T_1$ . These signals are active HIGH. During $T_2$ , $T_3$ , $T_W$ , and $T_4$ , the S6 pin is LOW to indicate a CPU-initiated bus cycle or HIGH to indicate a DMA-initiated bus cycle. During the same T-states, S3, S4, and S5 are always LOW. These outputs are floated during bus hold or reset.
1 3 5 7 10 12 14 16 2 4 6 8 11 13		Address/Data Bus $(0-15)$ signals constitute the time multiplexed memory or I/O address $(T_1)$ and data $(T_2, T_3, T_W, \text{ and } T_4)$ bus. The bus is active HIGH. $A_0$ is analogous to $\overline{BHE}$ for the lower byte of the data bus, pins $D_7$ through $D_0$ . It is LOW during $T_1$ when a byte is to be transferred onto the lower portion of the bus in memory or I/O operations. These pins are floated during a bus hold or reset.
	18 19 46 45 44 42 41 65 66 67 68 1 1 3 5 7 10 12 14 16 2 4 6 8 8 11 13	18   1 19   1 46   1 45   1 44   1/0 41   1/0 65   0 66   0 67   0 68   0 1   1/0 10   1/0 10   1/0 11   1/0 12   1/0 14   1/0 16   1/0 2   1/0 8   1/0 11   1/0 13   1/0 15   1/0 15   1/0

56E D = 4826175 0117959 17T = ITL1

Table 1. 80C186 Pin Description (Continued)

<b>A</b>	Di- Ni		Name and Function T-49-17-15				
Symbol	Pin No.	Туре					
BHE	64	0	The BHE (Bus High Enable) signal is analogous to A0 in that it is used to enable data on to the most significant half of the data bus, pins D15–D8.  BHE will be LOW during T <sub>1</sub> when the upper byte is transferred and will remain LOW through T <sub>3</sub> AND T <sub>W</sub> . BHE does not need to be latched. BHE will float during HOLD or RESET.				
			In Enhance refresh cyc	d Mode, Bh e is indicate	IE will also be used to signify DRA ed by both BHE and A0 being HIG	AM refresh cycles. A iH.	
					BHE and A0 Encodings		
			BHE Value	A0 Value	Function		
			0	0	Word Transfer		
			0	1	Byte Transfer on upper half of da		
			1	0	Byte Transfer on lower half of da	ıta bus (D <sub>7</sub> -D <sub>0</sub> )	
			11	1	Refresh		
ALE/QS0	61	0	the address	Address Latch Enable/Queue Status 0 is provided by the 80C186 to latch the address. ALE is active HIGH, with addresses guaranteed valid on the trailing edge.			
WR/QS1	63	0	Write Strobe/Queue Status 1 indicates that the data on the bus is to be written into a memory or an I/O device. It is active LOW, and floats during bus hold or reset. When the 80C186 is in queue status mode, the ALE/QS0 and WR/QS1 pins provide information about processor/instruction queue interaction.				
			QS1	QS0	Queue Operat	ion	
			0 0 1 1	0 1 1 0	No queue operation First opcode byte fetched from the Subsequent byte fetched from the Empty the queue	-	
RD/QSMD	62	O/I	Read Strobe is an active LOW signal which indicates that the 80C186 is performing a memory or !/O read cycle. It is guaranteed not to go LOW before the A/D bus is floated. An internal pull-up ensures that RD/QSMD is HIGH during RESET. Following RESET the pin is sampled to determine whether the 80C186 is to provide ALE, RD, and WR, or queue status information. To enable Queue Status Mode, RD must be connected to GND. RD will float during bus HOLD.				
ARDY	55	1	Asynchronous Ready informs the 80C186 that the addressed memory space or I/O device will complete a data transfer. The ARDY pin accepts a rising edge that is asynchronous to CLKOUT and is active HIGH. The falling edge of ARDY must be synchronized to the 80C186 clock. Connecting ARDY HIGH will always assert the ready condition to the CPU. If this line is unused, it should be tied LOW to yield control to the SRDY pin.				
SRDY	49		Synchronous Ready informs the 80C186 that the addressed memory space or I/O device will complete a data transfer. The SRDY pin accepts an active-HIGH input synchronized to CLKOUT. The use of SRDY allows a relaxed system timing over ARDY. This is accomplished by elimination of the one-half clock cycle required to internally synchonize the ARDY input signal. Connecting SRDY high will always assert the ready condition to the CPU. If this line is unused, it should be tied LOW to yield control to the ARDY pin.				

56E D 4826175 0117960 991 IIIL1

Table 1. 80C186 Pin Description (Continued)

Simbol Die No. True Name and Function (Continued)						
Symbol	Pin No.	Type	Name and Function			
LOCK	48	0	LOCK output indicates that other system bus masters are not to gain control of the system bus. LOCK is active LOW. The LOCK signal is requested by the LOCK prefix instruction and is activated at the beginning of the first data cycle associated with the instruction immediately following the LOCK prefix. It remains active until the completion of that instruction. No instruction prefetching will occur while LOCK is asserted. LOCK floats during bus hold or reset.			
\$0 \$1	52 53	0 0	Bus cycle status \$\overline{S0}\$-\$\overline{S2}\$ are encoded to provide bus-transaction information:			s S0-S2 are encoded to provide bus-transaction
<u>\$2</u>	54	0	ļ		- 1	80C186 Bus Cycle Status Information
			<u>52</u>	<u>S1</u>	<u>50</u>	Bus Cycle Initiated
						Interrupt Acknowledge Read I/O Write I/O Halt Instruction Fetch Read Data from Memory Write Data to Memory Passive (no bus cycle) float during HOLD.
			S2 may be used as a logical M/IO indicator, and S1 as a DT/R indicator.			
HOLD HLDA	50 51	0	HOLD indicates that another bus master is requesting the local bus. The HOLD input is active HIGH. The 80C186 generates HLDA (HIGH) in response to a HOLD request. Simultaneous with the issuance of HLDA, the 80C186 will float the local bus and control lines. After HOLD is detected as being LOW, the 80C186 will lower HLDA. When the 80C186 needs to run another bus cycle, it will again drive the local bus and control lines.  In Enhanced Mode, HLDA will go low when a DRAM refresh cycle is			
			pending in the 80C186 and an external bus master has control of the bus. It will be up to the external master to relinquish the bus by lowering HOLD so that the 80C186 may execute the refresh cycle.			
UCS	34	0/1	Upper Memory Chip Select is an active LOW output whenever a memory reference is made to the defined upper portion (1K-256K block) of memory. UCS does not float during bus hold. The address range activating UCS is software programmable.  UCS and LCS are sampled upon the rising edge of RES. If both pins are held low, the 80C186 will enter ONCE Mode. In ONCE Mode all pins assume a high impedance state and remain so until a subsequent RESET. UCS has a weak internal pullup that is active during RESET to ensure that the 80C186 does not enter ONCE mode inadvertently.			



PRELIMINARY

56E D = 4826175 0117961 828 = ITL1

Table 1. 80C186 Pin Description (Continued)

T-49-17-15

Symbol	Pin No.	Туре	Name and Function
-			
<u>ICS</u>	33	0/1	Lower Memory Chip Select is active LOW whenever a memory reference is made to the defined lower portion (1K-256K) of memory. LCS does not float during bus HOLD. The address range activating LCS is software programmable.
			UCS and LCS are sampled upon the rising edge of RES. If both pins are held low, the 80C186 will enter ONCE Mode. In ONCE Mode all pins assume a high impedance state and remain so until a subsequent RESET. LCS has a weak internal pullup that is active only during RESET to ensure that the 80C186 does not enter ONCE mode inadvertently.
MCS0/PEREQ MCS1/ERROR MCS2 MCS3/NPS	38 37 36 35	0/I 0/I 0	Mid-Range Memory Chip Select signals are active LOW when a memory reference is made to the defined mid-range portion of memory (8K-512K). These lines do not float during bus HOLD. The address ranges activating MCS0-3 are software programmable.
			In Enhanced Mode, MCS0 becomes a PEREQ input (Processor Extension Request). When connected to the Numerics Processor Extension, this input is used to signal the 80C186 when to make numeric data transfers to and from the NPX. MCS3 becomes NPS (Numeric Processor Select) which may only be activated by communication to the Numerics Processor Extension. MCS1 becomes ERROR in enhanced mode and is used to signal numerics coprocessor errors.  MCS0/PEREQ and MCS1/ERROR have weak internal pullups which are active during reset.
PCS0 PCS1 PCS2 PCS3 PCS4	25 27 28 29 30	00000	Peripheral Chip Select signals 0-4 are active LOW when a reference is made to the defined peripheral area (64K byte I/O or 1 MByte memory space). These lines do not float during bus HOLD. The address ranges activating PCS0-4 are software programmable.
PCS5/A1	31	0	Peripheral Chip Select 5 or Latched A1 may be programmed to provide a sixth peripheral chip select, or to provide an internally latched A1 signal. The address range activating PCS5 is software-programmable. PCS5/A1 does not float during bus HOLD. When programmed to provide latched A1, this pin will retain the previously latched value during HOLD.
PCS6/A2	32	0	Peripheral Chip Select 6 or Latched A2 may be programmed to provide a seventh peripheral chip select, or to provide an internally latched A2 signal. The address range activating PCS6 is software-programmable. PCS6/A2 does not float during bus HOLD. When programmed to provide latched A2, this pin will retain the previously latched value during HOLD.
DT/R	40	0	Data Transmit/Receive controls the direction of data flow through an external data bus transceiver. When LOW, data is transferred to the 80C186. When HIGH the 80C186 places write data on the data bus. DT/ $\overline{R}$ floats during a bus hold or reset.
DEN	39	0	Data Enable is provided as a data bus transceiver output enable. DEN is active LOW during each memory and I/O access (including 80C187 access). DEN is HIGH whenever DT/R changes state. During RESET, DEN is driven HIGH for one clock, then floated. DEN also floats during HOLD.

INTEL CORP (UP/PRPHLS)

T-49-17-15

#### **FUNCTIONAL DESCRIPTION**

#### Introduction

The following Functional Description describes the base architecture of the 80C186. The 80C186 is a very high integration 16-bit microprocessor. It combines 15–20 of the most common microprocessor system components onto one chip. The 80C186 is object code compatible with the 8086/8088 microprocessors and adds 10 new instruction types to the 8086/8088 instruction set.

The 80C186 has two major modes of operation, Compatible and Enhanced. In Compatible Mode the 80C186 is completely compatible with NMOS 80186, with the exception of 8087 support. The Enhanced mode adds three new features to the system design. These are Power-Save control, Dynamic RAM refresh, and an asynchronous Numerics Coprocessor interface.

#### **80C186 BASE ARCHITECTURE**

The 8086, 8088, 80186, and 80188 family all contain the same basic set of registers, instructions, and addressing modes. The 80C186 processor is upward compatible with the 8086 and 8088 CPUs.

## **Register Set**

The 80C186 base architecture has fourteen registers as shown in Figures 3a and 3b. These registers are grouped into the following categories.

#### **General Registers**

Eight 16-bit general purpose registers may be used for arithmetic and logical operands. Four of these (AX, BX, CX, and DX) can be used as 16-bit registers or split into pairs of separate 8-bit registers.




Figure 3a. 80C186 Register Set




Figure 3b. Status Word Format 24-67

24

PRELIMINARY

INTEL CORP (UP/PRPHLS)

T-49-17-15

#### **Segment Registers**

Four 16-bit special purpose registers select, at any given time, the segments of memory that are immediately addressable for code, stack, and data. (For usage, refer to Memory Organization.)

#### Base and Index Registers

Four of the general purpose registers may also be used to determine offset addresses of operands in memory. These registers may contain base addresses or indexes to particular locations within a segment. The addressing mode selects the specific registers for operand and address calculations.

#### **Status and Control Registers**

Two 16-bit special purpose registers record or alter certain aspects of the 80C186 processor state. These are the Instruction Pointer Register, which contains the offset address of the next sequential instruction to be executed, and the Status Word Register, which contains status and control flag bits (see Figures 3a and 3b).

## **Status Word Description**

The Status Word records specific characteristics of the result of logical and arithmetic instructions (bits 0, 2, 4, 6, 7, and 11) and controls the operation of the 80C186 within a given operating mode (bits 8, 9, and 10). The Status Word Register is 16-bits wide. The function of the Status Word bits is shown in Table 2.

#### Instruction Set

The instruction set is divided into seven categories: data transfer, arithmetic, shift/rotate/logical, string manipulation, control transfer, high-level instructions, and processor control. These categories are summarized in Figure 4.

An 80C186 instruction can reference anywhere from zero to several operands. An operand can reside in a register, in the instruction itself, or in memory. Specific operand addressing modes are discussed later in this data sheet.

#### **Memory Organization**

Memory is organized in sets of segments. Each segment is a linear contiguous sequence of up to 64K (2<sup>16</sup>) 8-bit bytes. Memory is addressed using a two-component address (a pointer) that consists of a 16-bit base segment and a 16-bit offset. The 16-bit base values are contained in one of four internal segment register (code, data, stack, extra). The

**Table 2. Status Word Bit Functions** 

Bit Position	Name	Function
. 0	CF	Carry Flag—Set on high-order bit carry or borrow; cleared otherwise
2	PF	Parity Flag—Set if low-order 8 bits of result contain an even number of 1-bits; cleared otherwise
4	AF	Set on carry from or borrow to the low order four bits of AL; cleared otherwise
6	ZF	Zero Flag—Set if result is zero; cleared otherwise
7	SF	Sign Flag—Set equal to high- order bit of result (0 if positive, 1 if negative)
8	TF	Single Step Flag—Once set, a single step interrupt occurs after the next instruction executes. TF is cleared by the single step interrupt.
9	IF	Interrupt-enable Flag—When set, maskable interrupts will cause the CPU to transfer control to an interrupt vector specified location.
10	DF	Direction Flag—Causes string instructions to auto decrement the appropriate index register when set. Clearing DF causes auto increment.
11	OF	Overflow Flag—Set if the signed result cannot be expressed within the number of bits in the destination operand; cleared otherwise

physical address is calculated by shifting the base value LEFT by four bits and adding the 16-bit offset value to yield a 20-bit physical address (see Figure 5). This allows for a 1 MByte physical address size.

All instructions that address operands in memory must specify the base segment and the 16-bit offset value. For speed and compact instruction encoding, the segment register used for physical address generation is implied by the addressing mode used (see Table 3). These rules follow the way programs are written (see Figure 6) as independent modules that require areas for code and data, a stack, and access to external data areas.

Special segment override instruction prefixes allow the implicit segment register selection rules to be overridden for special cases. The stack, data, and extra segments may coincide for simple programs.

# INTEL CORP (UP/PRPHLS) \_\_\_\_\_ T-49-17-15

	APMEDAL SUBBAGE			
MOV Move byte or word				
PUSH	Move byte or word			
	Push word onto stack			
POP	Pop word off stack			
PUSHA	Push all registers on stack			
POPA	Pop all registers from stack			
XCHG	Exchange byte or word			
XLAT	Translate byte			
15.1	INPUT/OUTPUT			
IN	Input byte or word			
OUT	Output byte or word			
	ADDRESS OBJECT			
LEA	Load effective address			
LDS	Load pointer using DS			
LES	Load pointer using ES			
	FLAG TRANSFER			
LAHF	Load AH register from flags			
SAHF	Store AH register in flags			
PUSHF	Push flags onto stack			
POPF	Pop flags off stack			
	ADDITION			
ADD	Add byte or word			
ADC	Add byte or word with carry			
INC	Increment byte or word by 1			
AAA	ASCII adjust for addition			
DAA	Decimal adjust for addition			
	SUBTRACTION			
SUB	Subtract byte or word			
SBB	Subtract byte or word with borrow			
DEC	Decrement byte or word by 1			
NEG	Negate byte or word			
CMP	Compare byte or word			
AAS	ASCII adjust for subtraction			
DAS	Decimal adjust for subtraction			
	MULTIPLICATION			
MUL	Multiply byte or word unsigned			
IMUL	Integer multiply byte or word			
AAM	ASCII adjust for multiply			
	DIVISION			
DIV	Divide byte or word unsigned			
IDIV	Integer divide byte or word			
AAD	ASCII adjust for division			
CBW	Convert byte to word			
CWD	Convert word to doubleword			

MOVS		Move byte or word string		
INS		Input bytes or word string		
OUTS		Output bytes or word string		
CMPS		Compare byte or word string		
SCAS		Scan byte or word string		
LODS		Load byte or word string		
STOS		Store byte or word string		
REP		Repeat		
REPE/REPZ		Repeat while equal/zero		
REPNE/REF				
NEFINE/ NEF		Repeat while not equal/not zero  OGICALS		
NOT		byte or word		
AND		byte or word		
OR		ive or" byte or word		
XOR		sive or" byte or word		
TEST		byte or word		
1201	7031	SHIFTS		
SHL/SAL	Shift In	gical/arithmetic left byte or word		
SHR		gical right byte or word		
SAR		<del>* • • • • • • • • • • • • • • • • • • •</del>		
SAR		ithmetic right byte or word		
DOL		, ————————————————————————————————————		
ROL		left byte or word		
ROR		right byte or word		
RCL		through carry left byte or word		
RCR		through carry right byte or word		
	FLAG	OPERATIONS		
STC	Set carry flag			
CLC	Clear carry flag			
CMC	Complement carry flag			
STD		ction flag		
CLD	Clear di	direction flag		
STI	Set inter	nterrupt enable flag		
CLI	Clear int	errupt enable flag		
EX	TERNAL	SYNCHRONIZATION		
HLT	Halt unti	l interrupt or reset		
WAIT	Wait for	TEST pin active		
ESC	Escape	to extension processor		
LOCK	Lock bu	s during next instruction		
NO OPERATION				
NOP	No oper	ation		
	HIGH LEVEL INSTRUCTIONS			
ENTER				
	Format stack for procedure entry  Restore stack for procedure exit			
LEAVE	Restore stack for procedure exit			
BOUND		values outside prescribed range		

Figure 4. 80C186 Instruction Set

INTEL CORP (UP/PRPHLS)

T	- 4	49	- 1	7-	- 1	5
•						

C	ONDITIONAL TRANSFERS
JA/JNBE	Jump if above/not below nor equal
JAE/JNB	Jump if above or equal/not below
JB/JNAE	Jump if below/not above nor equal
JBE/JNA	Jump if below or equal/not above
C	Jump if carry
JE/JZ	Jump if equal/zero
JG/JNLE	Jump if greater/not less nor equal
JGE/JNL	Jump if greater or equal/not less
JL/JNGE	Jump if less/not greater nor equal
JLE/JNG	Jump if less or equal/not greater
JNC	Jump if not carry
JNE/JNZ	Jump if not equal/not zero
JNO	Jump if not overflow
JNP/JPO	Jump if not parity/parity odd
JNS	Jump if not sign

JO	Jump if overflow			
JP/JPE	Jump if parity/parity even			
JS	Jump if sign			
UNCONDITI	ONAL TRANSFERS			
CALL	Call procedure			
RET	Return from procedure			
JMP	Jump			
ITERATION CONTROLS				
LOOP	Loop			
LOOPE/LOOPZ	Loop if equal/zero			
LOOPNE/LOOPNZ	Loop if not equal/not zero			
JCXZ	Jump if register CX = 0			
INTERRUPTS				
INT	Interrupt			
INTO	Interrupt if overflow			
IRET	Interrupt return			

Figure 4. 80C186 Instruction Set (Continued)

To access operands that do not reside in one of the four immediately available segments, a full 32-bit pointer can be used to reload both the base (segment) and offset values.




Figure 5. Two Component Address

**Table 3. Segment Register Selection Rules** 

Memory Reference Needed	Segment Register Used	Implicit Segment Selection Rule
Instructions	Code (CS)	Instruction prefetch and immediate data.
Stack	Stack (SS)	All stack pushes and pops; any memory references which use BP Register as a base register.
External Data (Global)	Extra (ES)	All string instruction references which use the DI register as an index.
Local Data	Data (DS)	All other data references.




Figure 6. Segmented Memory Helps
Structure Software

INTEL CORP (UP/PRPHLS)

T-49-17-15

## **Addressing Modes**

The 80C186 provides eight categories of addressing modes to specify operands. Two addressing modes are provided for instructions that operate on register or immediate operands:

- Register Operand Mode: The operand is located in one of the 8- or 16-bit general registers.
- Immediate Operand Mode: The operand is included in the instruction.

Six modes are provided to specify the location of an operand in a memory segment. A memory operand address consists of two 16-bit components: a segment base and an offset. The segment base is supplied by a 16-bit segment register either implicitly chosen by the addressing mode or explicitly chosen by a segment override prefix. The offset, also called the effective address, is calculated by summing any combination of the following three address elements:

- the displacement (an 8- or 16-bit immediate value contained in the instruction);
- the base (contents of either the BX or BP base registers); and
- the index (contents of either the SI or DI index registers).

Any carry out from the 16-bit addition is ignored. Eight-bit displacements are sign extended to 16-bit values.

Combinations of these three address elements define the six memory addressing modes, described below.

- Direct Mode: The operand's offset is contained in the instruction as an 8- or 16-bit displacement element.
- Register Indirect Mode: The operand's offset is in one of the registers SI, DI, BX, or BP.
- Based Mode: The operand's offset is the sum of an 8- or 16-bit displacement and the contents of a base register (BX or BP).
- Indexed Mode: The operand's offset is the sum of an 8- or 16-bit displacement and the contents of an index register (SI or DI).
- Based Indexed Mode: The operand's offset is the sum of the contents of a base register and an Index register.
- Based indexed Mode with Displacement: The operand's offset is the sum of a base register's contents, an index register's contents, and an 8- or 16-bit displacement.

## **Data Types**

The 80C186 directly supports the following data types:

- Integer: A signed binary numeric value contained in an 8-bit byte or a 16-bit word. All operations assume a 2's complement representation. Signed 32- and 64-bit integers are supported using a Numeric Data Coprocessor with the 80C186.
- Ordinal: An unsigned binary numeric value contained in an 8-bit byte or a 16-bit word.
- Pointer: A 16- or 32-bit quantity, composed of a 16-bit offset component or a 16-bit segment base component in addition to a 16-bit offset component.
- String: A contiguous sequence of bytes or words.
   A string may contain from 1 to 64K bytes.
- ASCII: A byte representation of alphanumeric and control characters using the ASCII standard of character representation.
- BCD: A byte (unpacked) representation of the decimal digits 0-9.
- Packed BCD: A byte (packed) representation of two decimal digits (0-9). One digit is stored in each nibble (4-bits) of the byte.
- Floating Point: A signed 32-, 64-, or 80-bit real number representation. (Floating point operands are supported using a Numeric Data Coprocessor with the 80C186.)

In general, individual data elements must fit within defined segment limits. Figure 7 graphically represents the data types supported by the 80C186.

## I/O Space

The I/O space consists of 64K 8-bit or 32K 16-bit ports. Separate instructions address the I/O space with either an 8-bit port address, specified in the instruction, or a 16-bit port address in the DX register. 8-bit port addresses are zero extended such that A<sub>15</sub>-A<sub>8</sub> are LOW. I/O port addresses 00F8(H) through 00FF(H) are reserved.

## Interrupts

An interrupt transfers execution to a new program location. The old program address (CS:IP) and machine state (Status Word) are saved on the stack to allow resumption of the interrupted program. Interrupts fall into three classes: hardware initiated, INT instructions, and instruction exceptions. Hardware initiated interrupts occur in response to an external input and are classified as non-maskable or maskable.

24

intel.

80C186

PRELIMINARY

INTEL CORP (UP/PRPHLS)

T-49-17-15




Figure 7. 80C186 Supported Data Types

Programs may cause an interrupt with an INT instruction. Instruction exceptions occur when an unusual condition, which prevents further instruction processing, is detected while attempting to execute an instruction. If the exception was caused by executing an ESC instruction with the ESC trap bit set in the relocation register, the return instruction will point to the ESC instruction, or to the segment override prefix immediately preceding the ESC instruc-

tion if the prefix was present. In all other cases, the return address from an exception will point at the instruction immediately following the instruction causing the exception.

A table containing up to 256 pointers defines the proper interrupt service routine for each interrupt. Interrupts 0-31, some of which are used for instruction exceptions, are reserved. Table 4 shows the 80C186 predefined types and default priority levels. For each interrupt, an 8-bit vector must be supplied to the 80C186 which identifies the appropriate table entry. Exceptions supply the interrupt vector internally. In addition, internal peripherals and noncascaded external interrupts will generate their own vectors through the internal interrupt controller. INT instructions contain or imply the vector and allow access to all 256 interrupts. Maskable hardware initiated interrupts supply the 8-bit vector to the CPU during an interrupt acknowledge bus sequence. Non-maskable hardware interrupts use a predefined internally supplied vector.

#### **Interrupt Sources**

The 80C186 can service interrupts generated by software or hardware. The software interrupts are generated by specific instructions (INT, ESC, unused OP, etc.) or the results of conditions specified by instructions (array bounds check, INT0, DIV, IDIV, etc.). All interrupt sources are serviced by an indirect call through an element of a vector table. This vector table is indexed by using the interrupt vector type (Table 4), multiplied by four. All hardware-generated interrupts are sampled at the end of each instruction. Thus, the software interrupts will begin service first. Once the service routine is entered and interrupts are enabled, any hardware source of sufficient priority can interrupt the service routine in progress.

Those pre-defined 80C186 interrupts which cannot be masked by programming are described below.

#### **DIVIDE ERROR EXCEPTION (TYPE 0)**

Generated when a DIV or IDIV instruction quotient cannot be expressed in the number of bits in the destination.

#### SINGLE-STEP INTERRUPT (TYPE 1)

Generated after most instructions if the TF flag in the status word is set. This interrupt allows programs to execute one instruction at a time. Interrupts will not be generated after prefix instructions (e.g., REP), instructions which modify segment registers (e.g., POP DS), or the WAIT instruction. Vectoring to the single-step interrupt service routine clears the TF bit. An IRET instruction in the interrupt service routine

PRELIMINARY

T-49-17-15

56E D 4826175 0117968 182 **m**ITL1

**Table 4. 80C186 Interrupt Vectors** 

Interrupt Name	Vector Type	Vector Address	Default Priority	Related Instructions	Applicable Notes
Divide Error Exception	0	00H	1	DIV, IDIV	1
Single Step Interrupt	1	04H	1A	All	2
Non-Maskable Interrupt (NMI)	2	08H	1	All	
Breakpoint Interrupt .	3	0CH	1	INT	1
INTO Detected Overflow Exception	4	10H	1	INTO	1
Array Bounds Exception	5	14H	1	BOUND	1
Unused Opcode Exception	6	18H	1	Undefined Opcodes	1
ESC Opcode Exception	7	1CH	1	ESC Opcodes (Coprocessor)	1, 3
Timer 0 Interrupt	8	20H	2A		4
Timer 1 Interrupt	18	48H	2B		4, 6
Timer 2 Interrupt	19	4CH	2C		4, 6
Reserved	9	24H	3		
DMA 0 Interrupt	10	28H	4		6
DMA 1 Interrupt	11	2CH	5		6
INTO Interrupt	. 12	30H	6		
INT1 Interrupt	13	34H	7		
INT2 Interrupt	14	38H	8	`	
INT3 Interrupt	15	3CH	9		
Numerics Coprocessor Exception	16	40H	1	ESC Opcodes (Numerics Coprocessor)	1, 5
Reserved	17	44H			
Reserved	20-31	50H 7CH			

#### NOTES:

Default priorities for the interrupt sources are used only if the user does not program each source to a unique priority level.

- 1. Generated as a result of an instruction execution.
- 2. Performed in the same manner as 8086.
- 3. An ESC (coprocessor) opcode will cause a trap if the 80C186 is in compatible mode or if the processor is in Enhanced Mode with the proper bit set in the peripheral control block relocation register. The 80C186 is not directly compatible with the 80186 in this respect.
- 4. All three timers constitute one source of request to the interrupt controller. As such, they share the same priority level with respect to other interrupt sources. However, the timers have a defined priority order among themselves (2A > 2B > 2C).
- 5. Numerics coprocessor exceptions are detected by the 80C186 upon execution of a subsequent numerics instruction.
- 6. The vector type numbers for these sources are programmable in Slave Mode.

restores the TF bit to logic "1" and transfers control to the next instruction to be single-stepped.

#### **NON-MASKABLE INTERRUPT—NMI (TYPE 2)**

An external interrupt source which is serviced regardless of the state of the IF bit. No external interrupt acknowledge sequence is performed. The IF bit is cleared at the beginning of an NMI interrupt to prevent maskable interrupts from being serviced. A typical use of NMI would be to activate a power failure routine.

#### **BREAKPOINT INTERRUPT (TYPE 3)**

A one-byte version of the INT instruction. It uses 12 as an index into the service routine address table (because it is a type 3 interrupt).

## INTO DETECTED OVERFLOW EXCEPTION (TYPE4)

Generated during an INTO instruction if the 0F bit is set.

24



56E D 4826175 0117969 019 ITL1

#### **ARRAY BOUNDS EXCEPTION (TYPE 5)**

Generated during a BOUND instruction if the array index is outside the array bounds. The array bounds are located in memory at a location indicated by one of the instruction operands. The other operand indicates the value of the index to be checked.

#### **UNUSED OPCODE EXCEPTION (TYPE 6)**

Generated if execution is attempted on undefined opcodes.

#### **ESCAPE OPCODE EXCEPTION (TYPE 7)**

Generated if execution is attempted of ESC opcodes (D8H-DFH). In compatible mode operation, ESC opcodes will always generate this exception. In enhanced mode operation, the exception will be generated only if a bit in the relocation register is set. The return address of this exception will point to the ESC instruction causing the exception. If a segment override prefix preceded the ESC instruction, the return address will point to the segment override prefix.

#### NOTE:

80C186 processing of ESC (numerics coprocessor) opcodes differs substantially from the 80186.

## NUMERICS COPROCESSOR EXCEPTION (TYPE 16)

An interrupt generated in response to an unmasked error in the 80C187 Numerics Coprocessor Extension. In general, the 80C187 does not detect an error until the instruction after the error occurred. A numerics coprocessor error is signalled to the 80C187 on its ERROR input pin.

Hardware-generated interrupts are divided into two groups: maskable interrupts and non-maskable interrupts. The 80C186 provides maskable hardware interrupt request pins INTO-INT3. In addition, maskable interrupts may be generated by the 80C186 integrated DMA controller and the integrated timer unit. The vector types for these interrupts is shown in Table 4. Software enables these inputs by setting the interrupt flag bit (IF) in the Status Word. The interrupt controller is discussed in the peripheral section of this data sheet.

Further maskable interrupts are disabled while servicing an interrupt because the IF bit is reset as part of the response to an interrupt or exception. The saved Status Word will reflect the enable status of the processor prior to the interrupt. The interrupt flag will remain zero unless specifically set. The interrupt return instruction restores the Status Word, thereby

restoring the original status of IF bit. If the interrupt return re-enables interrupts, and another interrupt is pending, the 80C186 will immediately service the highest-priority interrupt pending, i.e., no instructions of the main line program will be executed.

#### Initialization and Processor Reset

Processor initialization is accomplished by driving the RES input pin LOW. RES must be LOW during power-up to ensure proper device initialization. RES forces the 80C186 to terminate all execution and local bus activity. No instruction or bus activity will occur as long as RES is active. After RES becomes inactive and an internal processing interval elapses, the 80C186 begins execution with the instruction at physical location FFFF0(H). RES also sets some registers to predefined values as shown in Table 5.

Table 5. 80C186 Initial Register State after RESET

Status Word	F002(H)
Instruction Pointer	0000(H)
Code Segment	FFFF(H)
Data Segment	0000(H)
Extra Segment	0000(H)
Stack Segment	0000(H)
Relocation Register	20FF(H)
UMCS	FFFB(H)

#### **80C186 CLOCK GENERATOR**

The 80C186 provides an on-chip clock generator for both internal and external clock generation. The clock generator features a crystal oscillator, a divide-by-two counter, synchronous and asynchronous ready inputs, and reset circuitry.

#### Oscillator

The 80C186 oscillator circuit is designed to be used either with a parallel resonant fundamental or third-overtone mode crystal, depending upon the frequency range of the application as shown in Figure 8c. This is used as the time base for the 80C186. The crystal frequency chosen should be twice the required processor frequency. Use of an LC or RC circuit is not recommended.

The output of the oscillator is not directly available outside the 80C186. The two recommended crystal configurations are shown in Figures 8a and 8b. When used in third-overtone mode the tank circuit shown in Figure 8b is recommended for stable operation. The sum of the stray capacitances and load-




Figure 8. 80C186 Oscillator Configurations (see text)

ing capacitors should equal the values shown. It is advisable to limit stray capacitance between the X1 and X2 pins to less than 10 pF. While a fundamental-mode circuit will require approximately 1 ms for start-up, the third-overtone arrangement may require 1 ms to 3 ms to stabilize.

Alternately, the oscillator may be driven from an external source as shown in Figure 8d. The configuration shown in Figure 8e is not recommended.

Intel recommends the following values for crystal selection parameters.

Temperature Range: 0 to 70°C ESR (Equivalent Series Resistance):  $40\Omega$  max  $C_0$  (Shunt Capacitance of Crystal): 7.0 pF max

C<sub>1</sub> (Load Capacitance): Drive Level:

 $20 pF \pm 2 pF$ 1 mW max

#### **Clock Generator**

The 80C186 clock generator provides the 50% duty cycle processor clock for the 80C186. It does this by dividing the oscillator output by 2 forming the symmetrical clock. If an external oscillator is used, the state of the clock generator will change on the falling edge of the oscillator signal. The CLKOUT pin provides the processor clock signal for use outside the 80C186. This may be used to drive other system components. All timings are referenced to the output clock.

24

intel.

#### 80C186

PRELIMINARY

INTEL CORP (UP/PRPHLS)

T-49-17-15

## **READY Synchronization**

The 80C186 provides both synchronous and asynchronous ready inputs. Asynchronous ready synchronization is accomplished by circuitry which samples ARDY in the middle of  $T_2$ ,  $T_3$ , and again in the middle of each  $T_W$  until ARDY is sampled HIGH. One-half CLKOUT cycle of resolution time is used for full synchronization of a rising ARDY signal. A high-to-low transition on ARDY may be used as an indication of the not ready condition but it must be performed synchronously to CLKOUT **either** in the middle of  $T_2$ ,  $T_3$ , **or**  $T_W$ , or at the falling edge of  $T_3$  or  $T_W$ .

A second ready input (SRDY) is provided to interface with externally synchronized ready signals. This input is sampled at the end of  $T_2$ ,  $T_3$  and again at the end of each  $T_W$  until it is sampled HIGH. By using this input rather than the asynchronous ready input, the half-clock cycle resolution time penalty is eliminated. This input must satisfy set-up and hold times to guarantee proper operation of the circuit.

In addition, the 80C186, as part of the integrated chip-select logic, has the capability to program WAIT states for memory and peripheral blocks. This is discussed in the Chip Select/Ready Logic description.

## **RESET Logic**

The 80C186 provides both a  $\overline{\text{RES}}$  input pin and a synchronized RESET output pin for use with other system components. The  $\overline{\text{RES}}$  input pin on the 80C186 is provided with hysteresis in order to facilitate power-on Reset generation via an RC network. RESET output is guaranteed to remain active for at least five clocks given a  $\overline{\text{RES}}$  input of at least six clocks. RESET may be delayed up to approximately two and one-half clocks behind  $\overline{\text{RES}}$ .

#### LOCAL BUS CONTROLLER

The 80C186 provides a local bus controller to generate the local bus control signals. In addition, it employs a HOLD/HLDA protocol for relinquishing the local bus to other bus masters. It also provides outputs that can be used to enable external buffers and to direct the flow of data on and off the local bus.

## **Memory/Peripheral Control**

The 80C186 provides ALE,  $\overline{\text{RD}}$ , and  $\overline{\text{WR}}$  bus control signals. The  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  signals are used to strobe data from memory or I/O to the 80C186 or to strobe data from the 80C186 to memory or I/O. The ALE line provides a strobe to latch the address when it is valid. The 80C186 local bus controller does not pro-

vide a memory/ $\overline{\text{I/O}}$  signal. If this is required, use the  $\overline{\text{S2}}$  signal (which will require external latching), make the memory and I/O spaces nonoverlapping, or use only the integrated chip-select circuitry.

#### Transceiver Control

The 80C186 generates two control signals for external transceiver chips. This capability allows the addition of transceivers for extra buffering without adding external logic. These control lines,  $DT/\overline{R}$  and  $\overline{DEN}$ , are generated to control the flow of data through the transceivers. The operation of these signals is shown in Table 6.

**Table 6. Transceiver Control Signals Description** 

Pin Name	Function
DEN (Data Enable)	Enables the output drivers of the transceivers. It is active LOW during memory, I/O, numeric processor extension, or INTA cycles.
DT/R (Data Transmit/ Receive)	Determines the direction of travel through the transceivers. A HIGH level directs data away from the processor during write operations, while a LOW level directs data toward the processor during a read operation.

#### **Local Bus Arbitration**

The 80C186 uses a HOLD/HLDA system of local bus exchange. This provides an asynchronous bus exchange mechanism. This means multiple masters utilizing the same bus can operate at separate clock frequencies. The 80C186 provides a single HOLD/HLDA pair through which all other bus masters may gain control of the local bus. External circuitry must arbitrate which external device will gain control of the bus when there is more than one alternate local bus master. When the 80C186 relinquishes control of the local bus, it floats  $\overline{DEN}$ ,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{SO}$ – $\overline{S2}$ ,  $\overline{LOCK}$ , AD0-AD15, A16-A19,  $\overline{BHE}$ , and DT/ $\overline{R}$  to allow another master to drive these lines directly.

The 80C186 HOLD latency time, i.e., the time between HOLD request and HOLD acknowledge, is a function of the activity occurring in the processor when the HOLD request is received. A HOLD request is second only to DRAM refresh requests in priority of activity requests the processor may receive. Any bus cycle in progress will be completed before the 80C186 relinquishes the bus. This implies that if a HOLD request is received just as a DMA transfer begins, the HOLD latency can be as great as 4 bus cycles. This will occur if a DMA word trans-

PRELIMINARY

INTEL CORP (UP/PRPHLS)

T-49-17-15

fer operation is taking place from an odd address to an odd address. This is a total of 16 clock cycles or more if WAIT states are required. In addition, if locked transfers are performed, the HOLD latency time will be increased by the length of the locked transfer.

If the 80C186 has relinquished the bus and a refresh request is pending, HLDA is removed (driven low) to signal the remote processor that the 80C186 wishes to regain control of the bus. The 80C186 will wait until HOLD is removed before taking control of the bus to run the refresh cycle.

#### **Local Bus Controller and Reset**

During RESET the local bus controller will perform the following action:

- Drive DEN, RD, and WR HIGH for one clock cycle, then float them.
- Drive S0-S2 to the inactive state (all HIGH) and then float.
- Drive LOCK HIGH and then float.
- Float AD0-15, A16-19, BHE, DT/R.
- Drive ALE LOW
- Drive HLDA LOW.

RD/QSMD, UCS, LCS, MCS0/PEREQ, MCS1/ERROR, and TEST/BUSY pins have internal pullup devices which are active while RES is applied. Excessive loading or grounding certain of these pins causes the 80C186 to enter an alternative mode of operation:

- RD/QSMD low results in Queue Status Mode.
- UCS and LCS low results in ONCETM Mode.
- TEST/BUSY low (and high later) results in Enhanced Mode.

#### INTERNAL PERIPHERAL INTERFACE

All the 80C186 integrated peripherals are controlled by 16-bit registers contained within an internal 256-byte control block. The control block may be mapped into either memory or I/O space. Internal logic will recognize control block addresses and respond to bus cycles. During bus cycles to internal registers, the bus controller will signal the operation externally (i.e., the  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , status, address, data, etc., lines will be driven as in a normal bus cycle), but D<sub>15-0</sub>, SRDY, and ARDY will be ignored. The base address of the control block must be on an even 256-byte boundary (i.e., the lower 8 bits of the base address are all zeros). All of the defined registers within this control block may be read or written by the 80C186 CPU at any time.

The control block base address is programmed by a 16-bit relocation register contained within the control block at offset FEH from the base address of the control block (see Figure 9). It provides the upper 12 bits of the base address of the control block. The control block is effectively an internal chip select range and must abide by all the rules concerning chip selects (the chip select circuitry is discussed later in this data sheet). Any access to the 256 bytes of the control block activates an internal chip select.

Other chip selects may overlap the control block only if they are programmed to zero wait states and ignore external ready. In addition, bit 12 of this register determines whether the control block will be mapped into I/O or memory space. If this bit is 1, the control block will be located in memory space. If the bit is 0, the control block will be located in I/O space. If the control register block is mapped into I/O space, the upper 4 bits of the base address must be programmed as 0 (since I/O addresses are only 16 bits wide).

In addition to providing relocation information for the control block, the relocation register contains bits which place the interrupt controller into Slave Mode, and cause the CPU to interrupt upon encountering ESC instructions. At RESET, the relocation register is set to 20FFH, which maps the control block to start at FF00H in I/O space. An offset map of the 256-byte control register block is shown in Figure 10

## CHIP-SELECT/READY GENERATION LOGIC

The 80C186 contains logic which provides programmable chip-select generation for both memories and peripherals. In addition, it can be programmed to provide READY (or WAIT state) generation. It can also provide latched address bits A1 and A2. The chip-select lines are active for all memory and I/O cycles in their programmed areas, whether they be generated by the CPU or by the integrated DMA unit.

## **Memory Chip Selects**

The 80C186 provides 6 memory chip select outputs for 3 address areas; upper memory, lower memory, and midrange memory. One each is provided for upper memory and lower memory, while four are provided for midrange memory.

The range for each chip select is user-programmable and can be set to 2K, 4K, 8K, 16K, 32K, 64K, 128K (plus 1K and 256K for upper and lower chip selects). In addition, the beginning or base address

INTEL CORP (UP/PRPHLS:

T-49-17-15

12 11 10 6 5 OFFSET: FEH ET SLAVE/MASTER X M/IO Relocation Address Bits R19-R8

= ESC Trap / No ESC Trap (1/0) ET

M/IO = Register block located in Memory / I/O Space (1/0) SLAVE/MASTER = Configures interrupt controller for Slave/Master Mode (1/0)

Figure 9. Relocation Register

	OFFSET
Relocation Register	FEH
DMA Descriptors Channel 1	DAH D0H
DMA Descriptors Channel 0	CAH COH
Chip-Select Control Registers	A8H A0H
Time 2 Control Registers	66H 60H
Time 1 Control Registers	5EH 58H
Time 0 Control Registers	56H 50H
Johann and October Use Decision	ЗЕН
Interrupt Controller Registers	20H

Figure 10. Internal Register Map

of the midrange memory chip select may also be selected. Only one chip select may be programmed to be active for any memory location at a time. All chip select sizes are in bytes, whereas 80C186 memory is arranged in words. This means that if, for example, 16 64K x 1 memories are used, the memory block size will be 128K, not 64K.

## **Upper Memory CS**

The 80C186 provides a chip select, called UCS, for the top of memory. The top of memory is usually used as the system memory because after reset the 80C186 begins executing at memory location FFFF0H.

The upper limit of memory defined by this chip select is always FFFFFH, while the lower limit is programmable. By programming the lower limit, the size of the select block is also defined. Table 7 shows the relationship between the base address selected and the size of the memory block obtained.

**Table 7. UMCS Programming Values** 

Starting Address (Base Address)	Memory Block Size	UMCS Value (Assuming R0 = R1 = R2 = 0)
FFC00	1K	FFF8H
FF800	2K	FFB8H
FF000	4K	FF38H
FE000	8K	FE38H
FC000	16K	FC38H
F8000	32K	F838H
F0000	64K	F038H
E0000	128K	E038H
C0000	256K	C038H

The lower limit of this memory block is defined in the UMCS register (see Figure 11). This register is at offset A0H in the internal control block. The legal values for bits 6-13 and the resulting starting address and memory block sizes are given in Table 7. Any combination of bits 6-13 not shown in Table 7 will result in undefined operation. After reset, the UMCS register is programmed for a 1K area. It must be reprogrammed if a larger upper memory area is desired.

The internal generation of any 20-bit address whose upper 16 bits are equal to or greater than the UMCS value (with bits 0-5 as "0") asserts UCS. UMCS bits R2-R0 specify the ready mode for the area of memory defined by the chip select register, as explained later.

## **Lower Memory CS**

The 80C186 provides a chip select for low memory called LCS. The bottom of memory contains the interrupt vector table, starting at location 00000H.

T-49-17-15

24

56E D 4826175 0117974 486 IITL1

The lower limit of memory defined by this chip select is always 0H, while the upper limit is programmable. By programming the upper limit, the size of the memory block is defined. Table 8 shows the relationship between the upper address selected and the

**Table 8. LMCS Programming Values** 

size of the memory block obtained.

Upper Address	Memory Block Size	LMCS Value (Assuming R0 = R1 = R2 = 0)
003FFH	1K	0038H
007FFH	2K	0078H
00FFFH	4K	00F8H
01FFFH	8K	01F8H
03FFFH	16K	03F8H
07FFFH	32K	07F8H
0FFFFH	64K	0FF8H
1FFFFH	128K	1FF8H
3FFFFH	256K	3FF8H

The upper limit of this memory block is defined in the LMCS register (see Figure 12) at offset A2H in the internal control block. The legal values for bits 6–15 and the resulting upper address and memory block sizes are given in Table 8. Any combination of bits 6–15 not shown in Table 8 will result in undefined operation. After RESET, the LMCS register value is undefined. However, the LMCS chip-select line will not become active until the LMCS register is accessed.

Any internally generated 20-bit address whose upper 16 bits are less than or equal to LMCS (with bits 0-5 "1") will assert  $\overline{\text{LCS}}$ . LMCS register bits R2-R0 specify the READY mode for the area of memory defined by this chip-select register.

## Mid-Range Memory CS

The 80C186 provides four  $\overline{MCS}$  lines which are active within a user-locatable memory block. This block can be located within the 80C186 1M byte memory address space exclusive of the areas defined by  $\overline{UCS}$  and  $\overline{LCS}$ . Both the base ad-

dress and size of this memory block are programmable.

The size of the memory block defined by the midrange select lines, as shown in Table 9, is determined by bits 8–14 of the MPCS register (see Figure 13). This register is at location A8H in the internal control block. One and only one of bits 8–14 must be set at a time. Unpredictable operation of the MCS lines will otherwise occur. Each of the four chip-select lines is active for one of the four equal contiguous divisions of the mid-range block. If the total block size is 32K, each chip select is active for 8K of memory with MCS0 being active for the first range and MCS3 being active for the last range.

The EX and MS in MPCS relate to peripheral functionality as described in a later section.

**Table 9. MPCS Programming Values** 

Total Block Size	Individual Select Size	MPCS Bits 14-8
8K	2K	0000001B
16K	4K	0000010B
32K	8K	0000100B
64K	16K	0001000B
128K	32K	0010000B
256K	64K	0100000B
512K	128K	1000000B

The base address of the mid-range memory block is defined by bits 15-9 of the MMCS register (see Figure 14). This register is at offset A6H in the internal control block. These bits correspond to bits A19-A13 of the 20-bit memory address. Bits A12-A0 of the base address are always 0. The base address may be set at any integer multiple of the size of the total memory block selected. For example, if the mid-range block size is 32K (or the size of the block for which each MCS line is active is 8K). the block could be located at 10000H or 18000H. but not at 14000H, since the first few integer multiples of a 32K memory block are 0H, 8000H, 10000H, 18000H, etc. After RESET, the contents of both registers are undefined. However, none of the MCS lines will be active until both the MMCS and MPCS registers are accessed.




Figure 11. UMCS Register




Figure 12. LMCS Register




Figure 14. MMCS Register

MMCS bits R2-R0 specify READY mode of operation for all four mid-range chip selects.

The 512K block size for the mid-range memory chip selects is a special case. When using 512K, the base address would have to be at either locations 00000H or 80000H. If it were to be programmed at 00000H when the  $\overline{LCS}$  line was programmed, there would be an internal conflict between the  $\overline{LCS}$  ready generation logic and the  $\overline{MCS}$  ready generation logic. Likewise, if the base address were programmed at 80000H, there would be a conflict with the  $\overline{UCS}$  ready generation logic. Since the  $\overline{LCS}$  chip-select line does not become active until programmed, while the  $\overline{UCS}$  line is active at reset, the memory base can be set only at 00000H. If this base address is selected, however, the  $\overline{LCS}$  range must not be programmed.

In Enhanced Mode, three of the four MCS pins become handshaking pins for the 80C187 Numerics Processor Extension. MCS2 is still available as a chip select covering one-fourth the mid-range address block, subject to the usual programming of the MPCS and MMCS registers.

## **Peripheral Chip Selects**

The 80C186 can generate chip selects for up to seven peripheral devices. These chip selects are active for seven contiguous blocks of 128 bytes above a

programmable base address. The base address may be located in either memory or I/O space.

Seven  $\overline{CS}$  lines called  $\overline{PCSO}-6$  are generated by the 80C186. The base address is user-programmable; however it can only be a multiple of 1K bytes, i.e., the least significant 10 bits of the starting address are always 0.

PCS5 and PCS6 can also be programmed to provide latched address bits A1 and A2. If so programmed, they cannot be used as peripheral selects. These outputs can be connected directly to the A0 and A1 pins used for selecting internal registers of external 8-bit peripheral chips. This scheme simplifies the external hardware because the peripheral registers can be located on even boundaries in I/O or memory space.

The starting address of the peripheral chip-select block is defined by the PACS register (see Figure 15). The register is located at offset A4H in the internal control block. Bits 15–6 of this register correspond to bits 19–10 of the 20-bit Programmable Base Address (PBA) of the peripheral chip-select block. Bits 9–0 of the PBA of the peripheral chip-select block are all zeros. If the chip-select block is located in I/O space, bits 12–15 must be programmed zero, since the I/O address is only 16 bits wide. Table 10 shows the address range of each peripheral chip select with respect to the PBA contained in PACS register.




Figure 15. PACS Register

56E D

80C186

4826175 0117976 259 **II**ITL1

The user should program bits 15-6 to correspond to the desired peripheral base location. PACS bits 0-2 are used to specify READY mode for PCS0-PCS3.

Table 10. PCS Address Ranges

PCS Line	Active between Locations
PCS0	PBA —PBA+127
PCS1	PBA + 128—PBA + 255
PCS2	PBA + 256—PBA + 383
PCS3	PBA + 384PBA + 511
PCS4	PBA + 512—PBA + 639
PCS5	PBA + 640PBA + 767
PCS6	PBA + 768—PBA + 895

The mode of operation of the peripheral chip selects is defined by the MPCS register (which is also used to set the size of the mid-range memory chip-select block, see Figure 13). The register is located at offset A8H in the internal control block. Bit 7 is used to select the function of PCS5 and PCS6, while bit 6 is used to select whether the peripheral chip selects are mapped into memory or I/O space. Table 11 describes the programming of these bits. After RE-SET, the contents of both the MPCS and the PACS registers are undefined, however none of the PCS lines will be active until both of the MPCS and PACS registers are accessed.

Table 11. MS, EX Programming Values

Bit	Description
MS	<ul> <li>1 = Peripherals mapped into memory space.</li> <li>0 = Peripherals mapped into I/O space.</li> <li>0 = 5 PCS lines. A1, A2 provided.</li> <li>1 = 7 PCS lines. A1, A2 are not provided.</li> </ul>
EX	1 = 7 PCS lines. A1, A2 are not provided.

MPCS bits 0-2 specify the READY mode for PCS4-PCS6 as outlined below.

## **READY Generation Logic**

The 80C186 can generate a READY signal internally for each of the memory or peripheral CS lines. The number of WAIT states to be inserted for each peripheral or memory is programmable to provide 0-3 wait states for all accesses to the area for which the chip select is active. In addition, the 80C186 may be programmed to either ignore external READY for each chip-select range individually or to factor external READY with the integrated ready generator.

READY control consists of 3 bits for each CS line or group of lines generated by the 80C186. The interpretation of the READY bits is shown in Table 12.

**Table 12. READY Bits Programming** 

R2	R1	RO	Number of WAIT States Generated
0	0	0	0 wait states, external RDY
0	0	1	also used.  1 wait state inserted, external RDY also used.
0	1	0	2 wait states inserted, external RDY
0	1	1	also used.  3 wait states inserted, external RDY also used.
1	0	0	0 wait states, external RDY
1	0	1	ignored. 1 wait state inserted, external RDY
1	1	0	ignored. 2 wait states inserted, external RDY
1	1	1	ignored. 3 wait states inserted, external RDY ignored.

The internal ready generator operates in parallel with external READY, not in series if the external READY is used (R2 = 0). For example, if the internal generator is set to insert two wait states, but activity on the external READY lines will insert four wait states, the processor will only insert four wait states, not six. This is because the two wait states generated by the internal generator overlapped the first two wait states generated by the external ready signal. Note that the external ARDY and SRDY lines are always ignored during cycles accessing internal peripherals.

R2-R0 of each control word specifies the READY mode for the corresponding block, with the exception of the peripheral chip selects: R2-R0 of PACS set the PCS0-3 READY mode, R2-R0 of MPCS set the PCS4-6 READY mode.

## Chip Select/Ready Logic and Reset

Upon RESET, the Chip-Select/Ready Logic will perform the following actions:

- All chip-select outputs will be driven HIGH.
- Upon leaving RESET, the UCS line will be programmed to provide chip selects to a 1K block with the accompanying READY control bits set at 011 to insert 3 wait states in conjunction with external READY (i.e., UMCS resets to FFFBH).
- No other chip select or READY control registers have any predefined values after RESET. They will not become active until the CPU accesses their control registers. Both the PACS and MPCS registers must be accessed before the PCS lines will become active.

24

INTEL CORP (UP/PRPHLS)

T-49-17-15

#### **DMA CHANNELS**

The 80C186 DMA controller provides two independent high-speed DMA channels. Data transfers can occur between memory and I/O spaces (e.g., Memory to I/O) or within the same space (e.g., Memory to Memory or I/O to I/O). Data can be transferred either in bytes (8 bits) or in words (16 bits) to or from even or odd addresses. Each DMA channel maintains both a 20-bit source and destination pointer which can be optionally incremented or decremented after each data transfer (by one or two depending on byte or word transfers). Each data transfer consumes 2 bus cycles (a minimum of 8 clocks), one cycle to fetch data and the other to store data.

## **DMA Operation**

Each channel has six registers in the control block which define each channel's operation. The control registers consist of a 20-bit Source pointer (2 words), a 20-bit destination pointer (2 words), a 16-bit Transfer Count Register, and a 16-bit Control Word. The format of the DMA Control Blocks is shown in Table 13. The Transfer Count Register (TC) specifies the number of DMA transfers to be performed. Up to 64K byte or word transfers can be performed with automatic termination. The Control Word defines the channel's operation (see Figure 17). All registers may be modified or altered during any DMA activity. Any changes made to these registers will be reflected immediately in DMA operation.

**Table 13. DMA Control Block Format** 

Register Name	Register Address		
riegiotei Haine	Ch. 0	Ch. 1	
Control Word	CAH	DAH	
Transfer Count	C8H	D8H	
Destination Pointer (upper 4 bits)	C6H	D6H	
Destination Pointer	C4H	D4H	
Source Pointer (upper 4 bits)	C2H	D2H	
Source Pointer	C0H	DOH	




Figure 16. DMA Unit Block Diagram

PRELIMINARY




Figure 17. DMA Control Register

## **DMA Channel Control Word Register**

Each DMA Channel Control Word determines the mode of operation for the particular 80C186 DMA channel. This register specifies:

- the mode of synchronization;
- · whether bytes or words will be transferred;
- whether interrupts will be generated after the last transfer;
- whether DMA activity will cease after a programmed number of DMA cycles;
- the relative priority of the DMA channel with respect to the other DMA channel;
- whether the source pointer will be incremented, decremented, or maintained constant after each transfer:
- whether the source pointer addresses memory or I/O space;
- whether the destination pointer will be incremented, decremented, or maintained constant after each transfer; and
- whether the destination pointer will address memory or I/O space.

The DMA channel control registers may be changed while the channel is operating. However, any changes made during operation will affect the current DMA transfer.

## **DMA Control Word Bit Descriptions**

DEST:

M/IO Destination pointer is in memory (1) or I/O (0) space.

DEC Decrement destination pointer by 1 or 2 (depends on B/W) after each transfer.

INC Increment destination pointer by 1 or 2 (depends on  $\overline{B}/W$ ) after each transfer.

If both INC and DEC are specified, the pointer will remain constant after each cycle.

SOURCE:

M/IO Source pointer is in memory (1) or I/O (0) space.

DEC Decrement source pointer by 1 or 2 (depends on B/W) after each transfer.

INC Increment source pointer by 1 or 2 (depends on B/W) after each transfer.

If both INC and DEC are specified, the pointer will remain constant after each cycle.

TC:

If set, DMA will terminate when the contents of the transfer count register reach zero. The ST/STOP bit will also be reset at this point. If cleared, the DMA controller will decrement the transfer count register for each DMA cycle, but DMA transfers will not stop when the transfer count register reaches zero.

INT:

Enable interrupts to CPU upon transfer

count termination.

SYN:

00 No synchronization.

#### NOTE:

When unsynchronized transfers are specified, the TC bit will be ignored and the ST/STOP bit will be cleared upon the transfer count reaching zero, stopping the channel.

01 Source synchronization.

10 Destination synchronization.

11 Unused.

P:

Channel priority relative to other channel during simultaneous requests.

0 Low priority.

1 High priority.

Channels will alternate cycles if both are set at same priority level.

TDRQ:

Enable/Disable (1/0) DMA requests from timer 2.

from umer

CHG/NOCHG: Change/Do

Change/Do not change (1/0) ST/STOP bit. If this bit is set when writing to the control word, the ST/STOP bit will be programmed by the write to the control word. If this bit is cleared when writing the control word, the ST/STOP bit will not be altered. This bit is not stored; it will always be read as 0.

ST/STOP:

Start/Stop (1/0) channel.

B/W:

Byte/Word (0/1) transfers.

24

56E D 🖿 4826175 O117979 T68 🔙 ITL1

## **DMA Destination and Source Pointer Registers**

Each DMA channel maintains a 20-bit source and a 20-bit destination pointer. Each of these pointers takes up two full 16-bit registers in the peripheral control block. For each DMA channel to be used, all four pointer registers must be initialized. The lower four bits of the upper register contain the upper four bits of the 20-bit physical address (see Figure 18). These pointers may be individually incremented or decremented after each transfer. If word transfers are performed the pointer is incremented or decremented by two.

Each pointer may point into either memory or I/O space. Since the upper four bits of the address are not automatically programmed to zero, the user must program them in order to address the normal 64K I/O space. Since the DMA channels can perform transfers to or from odd addresses, there is no restriction on values for the pointer registers. Higher transfer rates can be achieved if all word transfers are performed to or from even addresses so that accesses will occur in single bus cycles.

## **DMA Transfer Count Register**

Each DMA channel maintains a 16-bit transfer count register (TC). The register is decremented after every DMA cycle, regardless of the state of the TC bit in the DMA Control Register. If the TC bit in the DMA control word is set or if unsynchronized transfers are programmed, however, DMA activity will terminate when the transfer count register reaches zero.

## **DMA Requests**

T-49-17-15

Data transfers may be either source or destination synchronized, that is either the source of the data or the destination of the data may request the data transfer. In addition, DMA transfers may be unsynchronized; that is, the transfer will take place continually until the correct number of transfers has occurred. When source or unsynchronized transfers are performed, the DMA channel may begin another transfer immediately after the end of a previous DMA transfer. This allows a complete transfer to take place every 2 bus cycles or eight clock cycles (assuming no wait states). When destination synchronization is performed, data will not be fetched from the source address until the destination device signals that it is ready to receive it. When destination synchronized transfers are requested, the DMA controller will relinquish control of the bus after every transfer. If no other bus activity is initiated, another DMA cycle will begin after two processor clocks. This allows the destination device time to remove its request if another transfer is not desired. Since the DMA controller will relinquish the bus, the CPU can initiate a bus cycle. As a result, a complete bus cycle will often be inserted between destination synchronized transfers. Table 14 shows the maximum DMA transfer rates.

Table 14. Maximum DMA
Transfer Rates at CLKOUT = 16 MHz

Type of Synchronization Selected	CPU Running	CPU Haited
Unsynchronized	4.0MBytes/sec	4.0MBytes/sec
Source Synch	4.0MBytes/sec	4.0MBytes/sec
Destination Synch	2.7MBytes/sec	3.2MBytes/sec




Figure 18. DMA Pointer Register Format

56E D 📟 4826175 0117980 78T 🎟 ITL1

## **DMA Acknowledge**

No explicit DMA acknowledge pulse is provided. Since both source and destination pointers are maintained, a read from a requesting source, or a write to a requesting destination, should be used as the DMA acknowledge signal. Since the chip-select lines can be programmed to be active for a given block of memory or I/O space, and the DMA pointers can be programmed to point to the same given block, a chip-select line could be used to indicate a DMA acknowledge.

## **DMA Priority**

The DMA channels may be programmed to give one channel priority over the other, or they may be programmed to alternate cycles when both have DMA requests pending. DMA cycles always have priority over internal CPU cycles except between locked memory accesses or word accesses to odd memory locations; also an external bus hold takes priority over an internal DMA cycle. Because an interrupt request cannot suspend a DMA operation and the CPU cannot access memory during a DMA cycle, interrupt latency time will suffer during sequences of continuous DMA cycles. An NMI request, however, will cause all internal DMA activity to halt. This allows the CPU to quickly respond to the NMI request.

## **DMA Programming**

DMA cycles will occur whenever the ST/STOP bit of the Control Register is set. If synchronized transfers are programmed, a DRQ must also be generated. Therefore the source and destination transfer pointers, and the transfer count register (if used) must be programmed before the ST/STOP bit is set.

Each DMA register may be modified while the channel is operating. If the CHG/NOCHG bit is cleared when the control register is written, the ST/STOP bit of the control register will not be modified by the write. If multiple channel registers are modified, it is recommended that a LOCKED string transfer be used to prevent a DMA transfer from occurring between updates to the channel registers.

T-49-17-15

#### **DMA Channels and Reset**

Upon RESET, the state of the DMA channels will be as follows:

- The ST/STOP bit for each channel will be reset to STOP.
- Any transfer in progress is aborted.
- The values of the transfer count registers, source pointers, and destination pointers are indeterminate.

#### **TIMERS**

The 80C186 provides three internal 16-bit programmable timers (see Figure 19). Two of these are highly flexible and are connected to four external pins (2 per timer). They can be used to count external events, time external events, generate nonrepetitive waveforms, etc. The third timer is not connected to any external pins, and is useful for real-time coding and time delay applications. In addition, the third timer can be used as a prescaler to the other two, or as a DMA request source.




Figure 19. Timer Block Diagram

56E D

■ 4826175 Oll7981 616 📟 ITL1

T-49-17-15

## **Timer Operation**

The timers are controlled by 11 16-bit registers in the peripheral control block. The configuration of these registers is shown in Table 15. The count register contains the current value of the timer. It can be read or written at any time independent of whether the timer is running or not. The value of this register will be incremented for each timer event. Each of the timers is equipped with a MAX COUNT register, which defines the maximum count the timer will reach. After reaching the MAX COUNT register value, the timer count value will reset to zero during that same clock, i.e., the maximum count value is never stored in the count register itself. Timers 0 and 1 are, in addition, equipped with a second MAX COUNT register, which enables the timers to alternate their count between two different MAX COUNT values. If a single MAX COUNT register is used, the timer output pin will switch LOW for a single clock, 1 clock after the maximum count value has been reached. In the dual MAX COUNT register mode, the output pin will indicate which MAX COUNT register is currently in use, thus allowing nearly complete freedom in selecting waveform duty cycles. For the timers with two MAX COUNT registers, the RIU bit in the control register determines which is used for the comparison.

Each timer gets serviced every fourth CPU-clock cycle, and thus can operate at speeds up to one-quarter the internal clock frequency (one-eighth the crystal rate). External clocking of the timers may be done at up to a rate of one-quarter of the internal CPU-clock rate. Due to internal synchronization and pipelining of the timer circuitry, a timer output may take up to 6 clocks to respond to any individual clock or gate input.

Since the count registers and the maximum count registers are all 16 bits wide, 16 bits of resolution are provided. Any Read or Write access to the timers will add one wait state to the minimum four-clock bus cycle, however. This is needed to synchronize and coordinate the internal data flows between the internal timers and the internal bus.

The timers have several programmable options.

 All three timers can be set to halt or continue on a terminal count.

- Timers 0 and 1 can select between internal and external clocks, alternate between MAX COUNT registers and be set to retrigger on external events.
- The timers may be programmed to cause an interrupt on terminal count.

These options are selectable via the timer mode/ control word.

## **Timer Mode/Control Register**

The mode/control register (see Figure 20) allows the user to program the specific mode of operation or check the current programmed status for any of the three integrated timers.

**Table 15. Timer Control Block Format** 

Register Name	Register Offset		
	Tmr. 0	Tmr. 1	Tmr. 2
Mode/Control Word	56H	5EH	66H
Max Count B	54H	5CH	not present
Max Count A	52H	5AH	62H
Count Register	50H	58H	60H

#### EN:

The enable bit provides programmer control over the timer's RUN/HALT status. When set, the timer is enabled to increment subject to the input pin constraints in the internal clock mode (discussed previously). When cleared, the timer will be inhibited from counting. All input pin transistions during the time EN is zero will be ignored. If CONT is zero, the EN bit is automatically cleared upon maximum count.

#### INH:

The inhibit bit allows for selective updating of the enable (EN) bit. If  $\overline{\text{INH}}$  is a one during the write to the mode/control word, then the state of the EN bit will be modified by the write. If  $\overline{\text{INH}}$  is a zero during the write, the EN bit will be unaffected by the operation. This bit is not stored; it will always be a 0 on a read.

#### INT:

When set, the INT bit enables interrupts from the timer, which will be generated on every terminal




Figure 20. Timer Mode/Control Register

56E D = 4826175 0117982 552 = ITL1

count. If the timer is configured in dual MAX COUNT register mode, an interrupt will be generated each time the value in MAX COUNT register A is reached, and each time the value in MAX COUNT register B is reached. If this enable bit is cleared after the interrupt request has been generated, but before a pending interrupt is serviced, the interrupt request will still be in force. (The request is latched in the Interrupt Controller).

#### RIU:

The Register In Use bit indicates which MAX COUNT register is currently being used for comparison to the timer count value. A zero value indicates register A. The RIU bit cannot be written, i.e., its value is not affected when the control register is written. It is always cleared when the ALT bit is zero.

#### MC:

The Maximum Count bit is set whenever the timer reaches its final maximum count value. If the timer is configured in dual MAX COUNT register mode, this bit will be set each time the value in MAX COUNT register A is reached, and each time the value in MAX COUNT register B is reached. This bit is set regardless of the timer's interrupt-enable bit. The MC bit gives the user the ability to monitor timer status through software instead of through interrupts.

Programmer intervention is required to clear this bit.

#### RTG:

Retrigger bit is only active for internal clocking (EXT = 0). In this case it determines the control function provided by the input pin.

If RTG = 0, the input level gates the internal clock on and off. If the input pin is HIGH, the timer will count; if the input pin is LOW, the timer will hold its value. As indicated previously, the input signal may be asynchronous with respect to the 80C186 clock.

When RTG = 1, the input pin detects LOW-to-HIGH transitions. The first such transition starts the timer running, clearing the timer value to zero on the first clock, and then incrementing thereafter. Further transitions on the input pin will again reset the timer to zero, from which it will start counting up again. If CONT = 0, when the timer has reached maximum count, the EN bit will be cleared, inhibiting further timer activity.

y-49-17-15

The prescaler bit is ignored unless internal clocking has been selected (EXT = 0). If the P bit is a zero, the timer will count at one-fourth the internal CPU clock rate. If the P bit is a one, the output of timer 2 will be used as a clock for the timer. Note that the user must initialize and start timer 2 to obtain the prescaled clock.

#### EXT:

The external bit selects between internal and external clocking for the timer. The external signal may be asynchronous with respect to the 80C186 clock.

If this bit is set, the timer will count LOW-to-HIGH transitions on the input pin. If cleared, it will count an internal clock while using the input pin for control. In this mode, the function of the external pin is defined by the RTG bit. The maximum input to output transition latency time may be as much as 6 clocks. However, clock inputs may be pipelined as closely together as every 4 clocks without losing clock pulses.

#### ALT:

The ALT bit determines which of two MAX COUNT registers is used for count comparison. If ALT = 0, register A for that timer is always used, while if ALT = 1, the comparison will alternate between register A and register B when each maximum count is reached. This alternation allows the user to change one MAX COUNT register while the other is being used, and thus provides a method of generating non-repetitive waveforms. Square waves and pulse outputs of any duty cycle are a subset of available signals obtained by not changing the final count registers. The ALT bit also determines the function of the timer output pin. If ALT is zero, the output pin will go LOW for one clock, the clock after the maximum count is reached. If ALT is one, the output pin will reflect the current MAX COUNT register being used (0/1 for B/A).

#### CONT:

Setting the CONT bit causes the associated timer to run continuously, while resetting it causes the timer to halt upon maximum count. If CONT = 0 and ALT = 1, the timer will count to the MAX COUNT register A value, reset, count to the register B value, reset, and halt.

Not all mode bits are provided for timer 2. Certain bits are hardwired as indicated below:

$$ALT = 0$$
,  $EXT = 0$ ,  $P = 0$ ,  $RTG = 0$ ,  $RIU = 0$ 

عالاتا حما

56E D

🖿 4826175 0117983 499 📟 ITL1

## **Count Registers**

Each of the three timers has a 16-bit count register. The contents of this register may be read or written by the processor at any time. If the register is written while the timer is counting, the new value will take effect in the current count cycle.

The count registers should be programmed before attempting to use the timers since they are not automatically initialized to zero.

## **Max Count Registers**

Timers 0 and 1 have two MAX COUNT registers, while timer 2 has a single MAX COUNT register. These contain the number of events the timer will count. In timers 0 and 1, the MAX COUNT register used can alternate between the two max count values whenever the current maximum count is reached. A timer resets when the timer count register equals the max count value being used. If the timer count register or the max count register is changed so that the max count is less than the timer count, the timer does not immediately reset. Instead, the timer counts up to 0FFFFH, "wraps around" to zero, counts up to the max count value, and then resets.

#### **Timers and Reset**

Upon RESET, the state of the timers will be as follows:

- All EN (Enable) bits are reset preventing timer counting.
- For Timers 0 and 1, the RIU bits are reset to zero and the ALT bits are set to one. This results in the Timer Out pins going HIGH.
- The contents of the count registers are indeterminate.

#### INTERRUPT CONTROLLER

The 80C186 can receive interrupts from a number of sources, both internal and external. The internal interrupt controller serves to merge these requests on a priority basis, for individual service by the CPU.

Internal interrupt sources (Timers and DMA channels) can be disabled by their own control registers or by mask bits within the interrupt controller. The 80C186 interrupt controller has its own control register that sets the mode of operation for the controller.

The interrupt controller will resolve priority among requests that are pending simultaneously. Nesting is provided so interrupt service routines for lower priority interrupts may be interrupted by higher priority interrupts. A block diagram of the interrupt controller is shown in Figure 21.

The 80C186 has a special Slave Mode in which the internal interrupt controller acts as a slave to an external master. The controller is programmed into this mode by setting bit 14 in the peripheral control block relocation register. (See Slave Mode section.)

#### **MASTER MODE OPERATION**

## **Interrupt Controller External Interface**

Five pins are provided for external interrupt sources. One of these pins is NMI, the non-maskable interrupt. NMI is generally used for unusual events such as power-fail interrupts. The other four pins may be configured in any of the following ways:

- As four interrupt lines with internally generated interrupt vectors.
- As an interrupt line and interrupt acknowledge line pair (Cascade Mode) with externally generated ed interrupt vectors plus two interrupt input lines with internally generated vectors.
- As two pairs of interrupt/interrupt acknowledge lines (Cascade Mode) with externally generated interrupt vectors.

External sources in the Cascade Mode use externally generated interrupt vectors. When an interrupt is acknowledged, two INTA cycles are initiated and the vector is read into the 80C186 on the second cycle. The capability to interface to external 82C59A programmable interrupt controllers is provided when the inputs are configured in Cascade Mode.

56E D 📰 4826175 0117984 325 🖼 ITL1

## Interrupt Controller Modes of Operation

The basic modes of operation of the interrupt controller in Master Mde are similar to the 82C59A. The interrupt controller responds identically to internal interrupts in all three modes: the difference is only in the interpretation of function of the four external interrupt pins. The interrupt controller is set into one of these three modes by programming the correct bits in the INTO and INT1 control registers. The modes of interrupt controller operation are as follows:

#### **Fully Nested Mode**

When in the fully nested mode four pins are used as direct interrupt requests as in Figure 22. The vectors for these four inputs are generated internally. An inservice bit is provided for every interrupt source. If a lower-priority device requests an interrupt while the in service bit (IS) is set, no interrupt will be generated by the interrupt controller. In addition, if another interrupt request occurs from the same interrupt source while the in-service bit is set, no interrupt will be generated by the interrupt controller. This allows interrupt service routines to operate with interrupts enabled, yet be suspended only by interrupts of higher priority than the in-service interrupt.

When a service routine is completed, the proper IS bit must be reset by writing the proper pattern to the EOI register. This is required to allow subsequent interrupts from this interrupt source and to allow servicing of lower-priority interrupts. An EOI com-

mand is executed at the end of the service routine just before the return from interrupt instruction. If the fully nested structure has been upheld, the next highest-priority source with its IS bit set is then serviced.

#### T-49-17-15

#### **Cascade Mode**

The 80C186 has four interrupt pins and two of them have dual functions. In the fully nested mode the four pins are used as direct interrupt inputs and the corresponding vectors are generated internally. In the Cascade Mode, the four pins are configured into interrupt input-dedicated acknowledge signal pairs. The interconnection is shown in Figure 23. INTO is an interrupt input interfaced to an 82C59A, while INT2/INTA0 serves as the dedicated interrupt acknowledge signal to that peripheral. The same is true for INT1 and INT3/INTA1. Each pair can selectively be placed in the Cascade Mode by programming the proper value into INTO and INT1 control registers. The use of the dedicated acknowledge signals eliminates the need for the use of external logic to generate INTA and device select signals.

The primary Cascade Mode allows the capability to serve up to 128 external interrupt sources through the use of external master and slave 82C59As. Three levels of priority are created, requiring priority resolution in the 80C186 interrupt controller, the master 82C59As, and the slave 82C59As. If an external interrupt is serviced, one IS bit is set at each of these levels. When the interrupt service routine is completed, up to three end-of-interrupt commands must be issued by the programmer.




Figure 21. Interrupt Controller Block Diagram




Figure 22. Fully Nested (Direct) Mode Interrupt
Controller Connections

#### **Special Fully Nested Mode**

This mode is entered by setting the SFNM bit in INTO or INT1 control register. It enables complete nestability with external 82C59A masters. Normally, an interrupt request from an interrupt source will not be recognized unless the in-service bit for that source is reset. If more than one interrupt source is connected to an external interrupt controller, all of the interrupts will be funneled through the same 80C186 interrupt request pin. As a result, if the external interrupt controller receives a higher-priority interrupt, its interrupt will not be recognized by the 80C186 controller until the 80C186 in-service bit is reset. In Special Fully Nested Mode, the 80C186 interrupt controller will allow interrupts from an external pin regardless of the state of the in-service bit for an interrupt source in order to allow multiple interrupts from a single pin. An in-service bit will continue to be set, however, to inhibit interrupts from other lower-priority 80C186 interrupt sources.

Special procedures should be followed when resetting IS bits at the end of interrupt service routines. Software polling of the IS register in the external master 82C59A is required to determine if there is more than one bit set. If so, the IS bit in the 80C186 remains active and the next interrupt service routine is entered.

## Operation in a Polled Environment

The controller may be used in a polled mode if interrupts are undesirable. When polling, the processor disables interrupts and then polls the interrupt controller whenever it is convenient. Polling the interrupt controller is accomplished by reading the Poll Word (Figure 32). Bit 15 in the poll word indicates to the processor that an interrupt of high enough priority is requesting service. Bits 0-4 indicate to the processor the type vector of the highest-priority source requesting service. Reading the Poll Word causes the In-Service bit of the highest priority source to be set.

It is desirable to be able to read the Poll Word information without guaranteeing service of any pending interrupt, i.e., not set the indicated in-service bit. The 80C186 provides a Poll Status Word in addition to the conventional Poll Word to allow this to be done. Poll Word information is duplicated in the Poll Status Word, but reading the Poll Status Word does not set the associated in-service bit. These words are located in two adjacent memory locations in the register file.

T-49-17-15

#### **Master Mode Features**

0117985 261 **II**ITL1

#### **Programmable Priority**

The user can program the interrupt sources into any of eight different priority levels. The programming is done by placing a 3-bit priority level (0-7) in the control register of each interrupt source. (A source with a priority level of 4 has higher priority over all priority levels from 5 to 7. Priority registers containing values lower than 4 have greater priority). All interrupt sources have preprogrammed default priority levels (see Table 4).

If two requests with the same programmed priority level are pending at once, the priority ordering scheme shown in Table 4 is used. If the serviced interrupt routine reenables interrupts, other interrupt requests can be serviced.

#### **End-of-interrupt Command**

The end-of-interrupt (EOI) command is used by the programmer to reset the In-Service (IS) bit when an interrupt service routine is completed. The EOI command is issued by writing the proper pattern to the EOI register. There are two types of EOI commands, specific and nonspecific. The nonspecific command does not specify which IS bit is reset. When issued, the interrupt controller automatically resets the IS bit of the highest priority source with an active service routine. A specific EOI command requires that the programmer send the interrupt vector type to the interrupt controller indicating which source's IS bit is to be reset. This command is used when the fully nested structure has been disturbed or the highest priority IS bit that was set does not belong to the service routine in progress.

#### **Trigger Mode**

The four external interrupt pins can be programmed in either edge- or level-trigger mode. The control register for each external source has a level-trigger mode (LTM) bit. All interrupt inputs are active HIGH. In the edge sense mode or the level-trigger mode, the interrupt request must remain active (HIGH) until the interrupt request is acknowledged by the

56E D 📟 4826175 Oll7986 1T8 🖿ITL1

80C186 CPU. In the edge-sense mode, if the level remains high after the interrupt is acknowledged, the input is disabled and no further requests will be generated. The input level must go LOW for at least one clock cycle to re-enable the input. In the level-trigger mode, no such provision is made: holding the interrupt input HIGH will cause continuous interrupt requests.

#### **Interrupt Vectoring**

The 80C186 Interrupt Controller will generate interrupt vectors for the integrated DMA channels and the integrated Timers. In addition, the Interrupt Controller will generate interrupt vectors for the external interrupt lines if they are not configured in Cascade or Special Fully Nested Modes. The interrupt vectors generated are fixed and cannot be changed (see Table 4).

### **Interrupt Controller Registers**

The Interrupt Controller register model is shown in Figure 24. It contains 15 registers. All registers can both be read or written unless specified otherwise.

#### In-Service Register

This register can be read from or written into. The format is shown in Figure 25. It contains the In-Service bit for each of the interrupt sources. The In-Service bit is set to indicate that a source's service routine is in progress. When an In-Service bit is set, the interrupt controller will not generate interrupts to the CPU when it receives interrupt requests from devices with a lower programmed priority level. The TMR bit is the In-Service bit for all three timers; the D0 and D1 bits are the In-Service bits for the two DMA channels; the I0-I3 are the In-Service bits for the external interrupt pins. The IS bit is set when the

processor acknowledges an interrupt request either by an interrupt acknowledge or by reading the poll register. The IS bit is reset at the end of the interrupt service routine by an end-of-interrupt command.

#### Interrupt Request Register

T-49-17-15

The internal interrupt sources have interrupt request bits inside the interrupt controller. The format of this register is shown in Figure 25. A read from this register yields the status of these bits. The TMR bit is the logical OR of all timer interrupt requests. D0 and D1 are the interrupt request bits for the DMA channels.

The state of the external interrupt pins is also indicated. The state of the external interrupt pins is not a stored condition inside the interrupt controller, therefore the external interrupt bits cannot be written. The external interrupt request bits are set when an interrupt request is given to the interrupt controller, so if edge-triggered mode is selected, the bit in the register will be HIGH only after an inactive-to-active transition. For internal interrupt sources, the register bits are set when a request arrives and are reset when the processor acknowledges the requests.

Writes to the interrupt request register will affect the D0 and D1 interrupt request bits. Setting either bit will cause the corresponding interrupt request while clearing either bit will remove the corresponding interrupt request. All other bits in the register are read-only.

#### **Mask Register**

This is a 16-bit register that contains a mask bit for each interrupt source. The format for this register is shown in Figure 25. A one in a bit position corre-




Figure 23. Cascade and Special Fully Nested Mode Interrupt Controller Connections

56E D

🛮 4826175 0117987 034 📟 ITL1

sponding to a particular source masks the source from generating interrupts. These mask bits are the exact same bits which are used in the individual control registers; programming a mask bit using the mask register will also change this bit in the individual control registers, and vice versa.

	OFFSET
INT3 CONTROL REGISTER	3EH -
INT2 CONTROL REGISTER	зсн
INT1 CONTROL REGISTER	зан
INTO CONTROL REGISTER	38H
DMA 1 CONTROL REGISTER	36H
DMA 0 CONTROL REGISTER	34H
TIMER CONTROL REGISTER	32H
INTERRUPT STATUS REGISTER	30H
INTERRUPT REQUEST REGISTER	2EH
IN-SERVICE REGISTER	2CH
PRIORITY MASK REGISTER	2AH
MASK REGISTER	28H
POLL STATUS REGISTER	26H
POLL REGISTER	24H
EOI REGISTER	22H

Figure 24. Interrupt Controller Registers (Master Mode)

## Priority Mask Register

T-49-17-15

This register masks all interrupts below a particular interrupt priority level. The format of this register is shown in Figure 26. The code in the lower three bits of this register inhibits interrupts of priority lower (a higher priority number) than the code specified. For example, 100 written into this register masks interrupts of level five (101), six (110), and seven (111). The register is reset to seven (111) upon RESET so no interrupts are masked due to priority number.

#### **Interrupt Status Register**

This register contains general interrupt controller status information. The format of this register is shown in Figure 27. The bits in the status register have the following functions:

DHLT: DMA Halt Transfer; setting this bit halts all DMA transfers. It is automatically set whenever a non-maskable interrupt occurs, and it is reset when an IRET instruction is executed. This bit allows prompt service of all non-maskable interrupts. This bit may also be set by the programmer.

IRTx: These three bits represent the individual timer interrupt request bits. These bits differentiate between timer interrupts, since the timer IR bit in the interrupt request register is the "OR" function of all timer interrupt request. Note that setting any one of these three bits initiates an interrupt request to the interrupt controller.




Figure 25. In-Service, Interrupt Request, and Mask Register Formats




Figure 26. Priority Mask Register Format




Figure 27. Interrupt Status Register Format (Master Mode)

PRELIMINARY

56E D 📟 4826175 0117988 T70 🖿 ITL1

#### Timer, DMA 0, 1; Control Register

These registers are the control words for all the internal interrupt sources. The format for these registers is shown in Figure 28. The three bit positions PR0, PR1, and PR2 represent the programmable priority level of the interrupt source. The MSK bit inhibits interrupt requests from the interrupt source. The MSK bits in the individual control registers are the exact same bits as are in the Mask Register; modifying them in the individual control registers will also modify them in the Mask Register, and vice versa.

#### **INT0-INT3 Control Registers**

These registers are the control words for the four external input pins. Figure 29 shows the format of the INTO and INT1 Control registers; Figure 30 shows the format of the INT2 and INT3 Control registers. In Cascade Mode or Special Fully Nested Mode, the control words for INT2 and INT3 are not used.

The bits in the various control registers are encoded as follows:

PRO-2: Priority programming information. Highest Priority = 000, Lowest Priority = 111

LTM: Level-trigger mode bit. 1 = level-triggered; 0 = edge-triggered. Interrupt Input levels are active high. In level-triggered mode, an interrupt is generated whenever the external line is high. In edge-triggered mode, an interrupt will be generated only when this

level is preceded by an inactive-to-active transition on the line. In both cases, the level must remain active until the interrupt is acknowledged.

MSK: Mask bit, 1 = mask; 0 = non-mask.

C: Cascade mode bit, 1 = cascade; 0 = di-

SFNM: Special Fully Nested Mode bit, 1 = SFNM

#### **EOI Register**

S<sub>x</sub>:

The end of the interrupt register is a command register which can only be written into. The format of this register is shown in Figure 31. It initiates an EOI command when written to by the 80C186 CPU.

The bits in the EOI register are encoded as follows:

Encoded information that specifies an interrupt source vector type as shown in Table 4. For example, to reset the In-Service bit for DMA channel 0, these bits should be set to 01010, since the vector type for DMA channel 0 is 10.

#### NOTE:

To reset the single In-Service bit for any of the three timers, the vector type for timer 0 (8) should be written in this register.

NSPEC/: A bit that determines the type of EOI com-SPEC mand. Nonspecific = 1, Specific = 0.




Figure 28. Timer/DMA Control Registers Formats




Figure 29. INTO/INT1 Control Register Formats




Figure 30. INT2/INT3 Control Register Formats

56E D 4826175 0117989 907 **I**ITL1

#### Poll and Poll Status Registers

These registers contain polling information. The format of these registers is shown in Figure 32. They can only be read. Reading the Poll register constitutes a software poll. This will set the IS bit of the highest priority pending interrupt. Reading the poll status register will not set the IS bit of the highest priority pending interrupt; only the status of pending interrupts will be provided.

Encoding of the Poll and Poll Status register bits are as follows:

S<sub>x</sub>:

Encoded information that indicates the vector type of the highest priority interrupting source. Valid only when INTREQ = 1.

INTREQ: This bit determines if an interrupt request is present. Interrupt Request = 1; no Interrupt Request = 0.

#### **SLAVE MODE OPERATION**

When Slave Mode is used, the internal 80C186 interrupt controller will be used as a slave controller to an external master interrupt controller. The internal 80C186 resources will be monitored by the internal interrupt controller, while the external controller functions as the system master interrupt controller. Upon reset, the 80C186 will be in master mode. To provide for slave mode operation bit 14 of the relocation register should be set.

Because of pin limitations caused by the need to interface to an external 82C59A master, the internal interrupt controller will no longer accept external inputs. There are however, enough 80C186 interrupt controller inputs (internally) to dedicate one to each timer. In this mode, each timer interrupt source has its own mask bit, IS bit, and control word.

In Slave Mode each peripheral must be assigned a unique priority to ensure proper interrupt controller operation. Therefore, it is the programmer's responsibility to assign correct priorities and initialize interrupt control registers before enabling interrupts.

#### Slave Mode External Interface

The configuration of the 80C186 with respect to an external 82C59A master is shown in Figure 33. The INTO (Pin 45) input is used as the 80C186 CPU interrupt input. IRQ (Pin 41) functions as an output to send the 80C186 slave-interrupt-request to one of the 8 master-PIC-inputs.




Figure 31. EOI Register Format




Figure 32. Poll and Poll Status Register Format




Figure 33. Slave Mode Interrupt Controller Connections

Correct master-slave interface requires decoding of the slave addresses (CAS0-2). Slave 82C59As do this internally. Because of pin limitations, the 80C186 slave address will have to be decoded externally. SELECT (Pin 44) is used as a slave-select input. Note that the slave vector address is transferred internally, but the READY input must be supplied externally.

INTAO (Pin 42) is used as an acknowledge output, suitable to drive the INTA input of an 82C59A.

## Interrupt Nesting

Slave Mode operation allows nesting of interrupt requests. When an interrupt is acknowledged, the priority logic masks off all priority levels except those with equal or higher priority.

#### **Vector Generation in the Slave Mode**

Vector generation in Slave Mode is exactly like that of an 8259A or 82C59A slave. The interrupt controller generates an 8-bit vector type number which the CPU multiplies by four to use as an address into the vector table. The five most significant bits of this type number are user-programmable while the three least significant bits are defined according to Figure 34. The significant five bits of the vector are programmed by writing to the Interrupt Vector register at offset 20H.

#### Specific End-of-Interrupt

In Slave Mode the specific EOI command operates to reset an in-service bit of a specific priority. The user supplies a 3-bit priority-level value that points to an in-service bit to be reset. The command is executed by writing the correct value in the Specific EOI register at offset 22H.

#### Interrupt Controller Registers in the Slave Mode

All control and command registers are located inside the internal peripheral control block. Figure 34 shows the offsets of these registers.

#### **End-of-Interrupt Register**

The end-of-interrupt register is a command register which can only be written. The format of this register is shown in Figure 35. It initiates an EOI command when written by the 80C186 CPU.

The bits in the EOI register are encoded as follows:

Three least-significant vector type bits corresponding to the source for which the IS bit is to be reset. Figure 34 indicates these bits.

#### 80C186

PRELIMINARY

INTEL CORP (UP/PRPHLS)

T-49-17-15

#### In-Service Register

This register can be read from or written into. It contains the in-service bit for each of the internal interrupt sources. The format for this register is shown in Figure 36. Bit positions 2 and 3 correspond to the DMA channels; positions 0, 4, and 5 correspond to the integral timers. The source's IS bit is set when the processor acknowledges its interrupt request.

#### Interrupt Request Register

This register indicates which internal peripherals have interrupt requests pending. The format of this register is shown in Figure 36. The interrupt request bits are set when a request arrives from an internal source, and are reset when the processor acknowledges the request. As in Master Mode, D0 and D1 are read/write; all other bits are read only.

#### Mask Register

This register contains a mask bit for each interrupt source. The format for this register is shown in Figure 36. If the bit in this register corresponding to a particular interrupt source is set, any interrupts from that source will be masked. These mask bits are exactly the same bits which are used in the individual control registers, i.e., changing the state of a mask bit in this register will also change the state of the mask bit in the individual interrupt control register corresponding to the bit.

#### **Control Registers**

These registers are the control words for all the internal interrupt sources. The format of these registers is shown in Figure 37. Each of the timers and both of the DMA channels have their own Control Register.

The bits of the Control Registers are encoded as follows:

pr<sub>X</sub>: 3-bit encoded field indicating a priority level for the source.

msk: mask bit for the priority level indicated by pr<sub>x</sub>




Figure 34. Interrupt Controller Registers (Slave Mode)




Figure 35. Specific EOI Register Format




Figure 36. In-Service, Interrupt Request, and Mask Register Format

#### 80C186

PRELIMINARY

INTEL CORP (UP/PRPHLS)

T-49-17-15

#### **Interrupt Vector Register**

This register provides the upper five bits of the interrupt vector address. The format of this register is shown in Figure 38. The interrupt controller itself provides the lower three bits of the interrupt vector as determined by the priority level of the interrupt request.

The format of the bits in this register is:

t<sub>x</sub>: 5-bit field indicating the upper five bits of the vector address.

#### **Priority-Level Mask Register**

This register indicates the lowest priority-level interrupt which will be serviced.

The encoding of the bits in this register is:

m<sub>x</sub>: 3-bit encoded field indication priority-level value. All levels of lower priority will be masked.

#### **Interrupt Controller and Reset**

Upon RESET, the interrupt controller will perform the following actions:

- All SFNM bits reset to 0, implying Fully Nested Mode.
- All PR bits in the various control registers set to 1.
   This places all sources at lowest priority (level 111).
- All LTM bits reset to 0, resulting in edge-sense mode.
- All Interrupt Service bits reset to 0.
- All Interrupt Request bits reset to 0.
- All MSK (Interrupt Mask) bits set to 1 (mask).
- All C (Cascade) bits reset to 0 (non-Cascade).
- All PRM (Priority Mask) bits set to 1, implying no levels masked.
- Initialized to Master Mode.

#### **Interrupt Status Register**

This register is defined as in Master Mode except that DHLT is not implemented (see Figure 27).




Figure 37. Control Word Format




Figure 38. Interrupt Vector Register Format




Figure 39. Priority Level Mask Register

#### 80C186

PRELIMINARY

INTEL CORP (UP/PRPHLS)

1-49-17-15

#### **Enhanced Mode Operation**

In Compatible Mode the 80C186 operates with all the features of the NMOS 80186, with the exception of 8087 support (i.e. no numeric coprocessing is possible in Compatible Mode). Queue-Status information is still available for design purposes other than 8087 support.

All the Enhanced Mode features are completely masked when in Compatible Mode. A write to any of the Enhanced Mode registers will have no effect, while a read will not return any valid data.

In Enhanced Mode, the 80C186 will operate with Power-Save, DRAM refresh, and numerics coprocessor support in addition to all the Compatible Mode features.

## **Entering Enhanced Mode**

If connected to a numerics coprocessor, this mode will be invoked automatically. Without an NPX, this mode can be entered by tying the RESET output signal from the 80C186 to the TEST/BUSY input.

#### **Queue-Status Mode**

The queue-status mode is entered by strapping the RD pin low. RD is sampled at RESET and if LOW, the 80C186 will reconfigure the ALE and WR pins to be QS0 and QS1 respectively. This mode is available on the 80C186 in both Compatible and Enhanced Modes.

# DRAM Refresh Control Unit Description

The Refresh Control Unit (RCU) automatically generates DRAM refresh bus cycles. The RCU operates only in Enhanced Mode. After a programmable period of time, the RCU generates a memory read request to the BIU. If the address generated during a refresh bus cycle is within the range of a properly programmed chip select, that chip select will be activated when the BIU executes the refresh bus cycle. The ready logic and wait states programmed for that region will also be in force. If no chip select is activated, then external ready is automatically required to terminate the refresh bus cycle.

If the HLDA pin is active when a DRAM refresh request is generated (indicating a bus hold condition), then the 80C186 will deactivate the HLDA pin in order to perform a refresh cycle. The circuit external to the 80C186 must remove the HOLD signal for at least one clock in order to execute the refresh cycle. The sequence of HLDA going inactive while HOLD is being held active can be used to signal a pending refresh request.

All registers controlling DRAM refresh may be read and written in Enhanced Mode. When the processor is operating in Compatible Mode, they are deselected and are therefore inaccessible. Some fields of these registers cannot be written and are always read as zeros.

#### **DRAM Refresh Addresses**

The address generated during a refresh cycle is determined by the contents of the MDRAM register (see Figure 40) and the contents of a 9-bit counter. Figure 41 illustrates the origin of each bit.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 "	0
MDRAM: Offset E0H	M6	M5	M4	М3	M2	M1	МО	0	0	0	0	0	0	0	0	0

Bits 0-8: Reserved, read back as 0.

Bits 9-15: M0-M6, are address bits A13-A19 of the 20-bit memory refresh address. These bits should correspond to any chip select address to be activated for the DRAM partition. These bits are cleared to 0 on RESET.

#### Figure 40. Memory Partition Register

A19	A18	A17	A16	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	<b>A</b> 5	A4	<b>A3</b>	A2	A1	A0	
M6	M5	M4	M3	M2	M1	MO	0	0	0	CAB	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CAD	1	

M6-M0: Bits defined by MDRAM Register

CA8-CA0: Bits defined by refresh address counter. These bits change according to a linear/feedback shift register; they do not directly follow a binary count.

Figure 41. Addresses Generated by RCU




Figure 42. Clock Pre-Scaler Register

		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EDRAM: Offset E4H	Ε	0	0	0	0	0	0	T8	T7	T6	T5	T4	ТЗ	T2	T1	T0
			1		<b></b>	<b></b>	<b></b>	<u>.                                    </u>	1		l	<u> </u>			<b>.</b>	<b>.</b>	<u> </u>
Bits 0-8:	T0-T8,	refre	sh clo	ck co	unter	outpu	ıts. Re	ead o	nly.								
Bits 9-14	: Reserve	ed, re	ad ba	ck as	0.												
Bit 15:	Enable	RCU.	set to	o O or	n RES	ET.											

Figure 43. Enable RCU Register

# Refresh Control Unit Programming and Operation

After programming the MDRAM and the CDRAM registers (Figures 40 and 42), the RCU is enabled by setting the "E" bit in the EDRAM register (Figure 43). The clock counter (T0-T8 of EDRAM) will be loaded from C0-C8 of CDRAM during T<sub>3</sub> of instruction cycle that sets the "E" bit. The clock counter is then decremented at each subsequent CLKOUT.

A refresh is requested when the value of the counter has reached 1 and the counter is reloaded from CDRAM. In order to avoid missing refresh requests, the value in the CDRAM register should always be at least 18 (12H). Clearing the "E" bit at anytime will clear the counter and stop refresh requests, but will not reset the refresh address counter.

#### **POWER-SAVE CONTROL**

#### **Power Save Operation**

The 80C186, when in Enhanced Mode, can enter a power saving state by internally dividing the processor clock frequency by a programmable factor. This divided frequency is also available at the CLKOUT

pin. The PDCON register contains the two-bit fields for selecting the clock division factor and the enable bit

All internal logic, including the Refresh Control Unit and the timers, will have their clocks slowed down by the division factor. To maintain a real time count or a fixed DRAM refresh rate, these peripherals must be re-programmed when entering and leaving the power-save mode.

The power-save mode is exited whenever an interrupt is processed by automatically resetting the enable bit. If the power-save mode is to be re-entered after serving the interrupt, the enable bit will need to be set in software before returning from the interrupt routine.

The internal clocks of the 80C186 will begin to be divided during the  $T_3$  state of the instruction cycle that sets the enable bit. Clearing the enable bit will restore full speed in the  $T_3$  state of that instruction.

At no time should the internal clock frequency be allowed to fall below 0.5 MHz. This is the minimum operational frequency of the 80C186. For example, an 80C186 running with a 12 MHz crystal (6 MHz CLOCKOUT) should never have a clock divisor greater than eight.

			_	IN	TE	L	OR	P (	UP.	/PF	 7 P H	LZ	<u> </u>			T-4	9-	17-1
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	CON: set F0H	E	0	0	0	0	0	0	0	0	0	0	0	0	0	F1	F0	
Bits 0-1:	Clock F1 0	F		Div	•	Fact	or											,
	• 0 1 1	(	1 0 1	divi	de b de b	y 8					,							
Bits 2-14: Bit 15:	Reser Enable			bac	k as	zero.		ero c	n RF	SET				,				

Figure 44. Power-Save Control Register

#### Interface for 80C187 Numeric **Processor Extension**

In Enhanced Mode, three of the mid-range memory chip selects are redefined according to Table 16 for use with the 80C187. The fourth chip select, MCS2 functions as in compatible mode, and may be programmed for activity with ready logic and wait states accordingly. As in compatible mode, MCS2 will function for one-fourth a programmed block size.

Table 16. MCS Assignments

Compatible Mode		Enhanced Mode
MCS0	PEREQ	Processor Extension Request
MCS1	ERROR	NPX Error
MCS2	MCS2	Mid-Range Chip Select
MCS3	NPS	Numeric Processor Select

Four port addresses are assigned to the 80C186/ 80C187 interface for 16-bit reads and writes. Table 17 shows the port definitions. These ports are not accessible by using the 80C186 I/O instructions. However, numerics operations will cause a PCS line to be activated if it is properly programmed for this I/O range.

Table 17. Numerics Coprocessor I/O Port **Assignments** 

I/O Address	Read Definition	Write Definition
00F8H	Status/Control	Opcode
00FAH	Data	Data
00FCH	reserved	CS:IP, DS:EA
00FEH	Opcode Status	reserved

#### **ONCE™ Test Mode**

To facilitate testing and inspection of devices when fixed into a target system, the 80C186 has a test mode available which allows all pins to be placed in a high-impedance state. ONCE stands for "ON Circuit Emulation". When placed in this mode, the 80C186 will put all pins in the high-impedance state until RESET.

The ONCE mode is selected by tying the UCS and the LCS LOW during RESET. These pins are sampled on the low-to-high transition of the RES pin. The UCS and the LCS pins have weak internal pullup resistors similar to the RD and TEST/BUSY pins to guarantee normal operation.




Figure 45. Typical 80C186 Computer

PRELIMINARY

INTEL CORP (UP/PRPHLS)

T-49-17-15

#### **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature under Bias ....0°C to +70°C
Storage Temperature .....-65°C to +150°C
Voltage on Any Pin with
Respect to Ground .....-1.0V to +7.0V
Package Power Dissipation ......1W
Not to exceed the maximum allowable die temperature based on thermal resistance of the package.

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: This data sheet is only valid for devices indicated in the Specification Level Markings section. Specifications contained in the following tables are subject to change.

#### D.C. CHARACTERISTICS

 $T_A$  = 0°C to +70°C,  $V_{CC}$  = 5V ±10% except  $V_{CC}$  = 5V ± 5% at f > 12.5 MHz

Symbol	Parameter	Min	Max	Units	Test Conditions
V <sub>IL</sub>	Input Low Voltage (Except X1)	-0.5	0.2 V <sub>CC</sub> - 0.3	٧	
V <sub>IL1</sub>	Clock Input Low Voltage (X1)	-0.5	0.6	٧	
V <sub>IH</sub>	Input High Voltage (All except X1, RES, ARDY, and SRDY)	0.2 V <sub>CC</sub> + 0.9	V <sub>CC</sub> + 0.5	<b>V</b>	
V <sub>IH1</sub>	Input High Voltage (RES)	3.0	V <sub>CC</sub> + 0.5	<b>V</b>	
V <sub>IH2</sub>	Input High Voltage (SRDY, ARDY)	0.2 V <sub>CC</sub> + 1.1	V <sub>CC</sub> + 0.5	٧	
V <sub>IH3</sub>	Clock Input High Voltage (X1)	3.9	V <sub>CC</sub> + 0.5	>	
V <sub>OL</sub>	Output Low Voltage		0.45	>	I <sub>OL</sub> = 2.5 mA (S0, 1, 2) I <sub>OL</sub> = 2.0 mA (others)
Vон	Output High Voltage	2.4	Vcc	٧	$I_{OH} = -2.4 \text{ mA} @ 2.4V (4)$
		V <sub>CC</sub> - 0.5	V <sub>CC</sub>	٧	$I_{OH} = -200 \mu\text{A} @ V_{CC} - 0.5(4)$
Icc	Power Supply Current		150	mA	@ 16 MHz, 0°C V <sub>CC</sub> = 5.25V <sup>(3)</sup>
	·		120	mA	@ 12.5 MHz, 0°C V <sub>CC</sub> = 5.5V <sup>(3)</sup>
			100	mA	@ 10 MHz, 0°C V <sub>CC</sub> = 5.5V <sup>(3)</sup>
լը	Input Leakage Current		±10	μΑ	@ 0.5 MHz, 0.45V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
lLO	Output Leakage Current		±10	μΑ	@ 0.5 MHz, 0.45V $\leq$ V <sub>OUT</sub> $\leq$ V <sub>CC</sub> <sup>(1)</sup>
V <sub>CLO</sub>	Clock Output Low		0.45	>	I <sub>CLO</sub> = 4.0 mA
V <sub>CHO</sub>	Clock Output High	V <sub>CC</sub> - 0.5		٧	I <sub>CHO</sub> = -500 μA
CIN	Input Capacitance		10	pF	@ 1 MHz(2)
C <sub>IO</sub>	Output or I/O Capacitance		20	рF	@ 1 MHz <sup>(2)</sup>

#### NOTES:

1. Pins being floated during HOLD or by invoking the ONCE Mode.

3. Current is measured with the device in RESET with X1 and X2 driven and all other non-power pins open.

<sup>2.</sup> Characterization conditions are a) Frequency = 1 MHz; b) Unmeasured pins at GND; c) V<sub>IN</sub> at + 5.0V or 0.45V. This parameter is not tested.

<sup>4.</sup> RD/QSMD, UCS, LCS, MCS0/PEREQ, MCS1/ERROR, and TEST/BUSY pins have internal pullup devices. Loading some of these pins above I<sub>OH</sub> = -200 μA can cause the 80C186 to go into alternative modes of operation. See the section on Local Bus Controller and Reset for details.

PRELIMINARY

INTEL CORP (UP/PRPHLS)

T-49-17-15

#### **POWER SUPPLY CURRENT**

Current is linearly proportional to clock frequency and is measured with the device in RESET with X1 and X2 driven and all other non-power pins open.

Maximum current is given by  $I_{CC} = 8.4 \text{ mA} \times \text{freq.}$  (MHz) + 15 mA.

Typical current is given by  $I_{CC}$  (typical) = 6.4 mA imes freq. (MHz) + 4.0 mA. "Typicals" are based on a limited number of samples taken from early manufacturing lots measured at  $V_{CC}$  = 5V and room temperature. "Typicals" are not guaranteed.




Figure 46. I<sub>CC</sub> vs Frequency

#### 80C186

**PRELIMINARY** 

INTEL CORP (UP/PRPHLS)

T-49-17-15

#### A. C. CHARACTERISTICS

#### **MAJOR CYCLE TIMINGS (READ CYCLE)**

 $T_A = 0^{\circ} C$  to + 70° C,  $V_{CC} = 5V \pm 10\%$  except  $V_{CC} = 5V \pm 5\%$  at f > 12.5 MHz

All timings are measured at 1.5V and 100 pF loading on CLKOUT unless otherwise noted. All output test conditions are with  $C_L$  = 50-200 pF (10 MHz) and  $C_L$  = 50-100 pF (12.5-16 MHz). For A.C. tests, input  $V_{\parallel L}$  = 0.45V and  $V_{\parallel H}$  = 2.4V except at X1 where  $V_{\parallel H}$  =  $V_{CC}$  - 0.5V.

		80C186		80C186-	12	80C186-	16	Unit	Test
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Oiiii	Conditions
80C186 (	BENERAL TIMING REQUIREN	ENTS (Listed	More '	Than Once)					
T <sub>DVCL</sub>	Data in Setup (A/D)	15	Ī	15		15		ns	
TCLDX	Data in Hold (A/D)	3		3		3		ns	
30C186 G	ENERAL TIMING RESPONSE	S (Listed More	Than	Once)				_	
T <sub>CHSV</sub>	Status Active Delay	5	45	5	35	5	31	ns	
T <sub>CLSH</sub>	Status Inactive Delay	5	46	5	35	5	30	ns	
T <sub>CLAV</sub>	Address Valid Delay	5	44	5	36	5	33	ns	
TCLAX	Address Hold	0		0		0		ns	
T <sub>CLDV</sub>	Data Valid Delay	5	40	5	36	5	33	ns	
T <sub>CHDX</sub>	Status Hold Time	10		10		10		ns	
TCHLH	ALE Active Delay		30		25		20	ns	
T <sub>LHLL</sub>	ALE Width	T <sub>CLCL</sub> - 15		T <sub>CLCL</sub> - 15		T <sub>CLCL - 15</sub>		ns	
TCHLL	ALE Inactive Delay		30		25		20	ns	
TAVLL	Address Valid to ALE Low	T <sub>CLCH</sub> - 18		T <sub>CLCH</sub> - 15		T <sub>CLCH</sub> - 15		ns	Equal Loading
T <sub>LLAX</sub>	Address Hold from ALE Inactive	T <sub>CHCL</sub> 15		T <sub>CHCL</sub> - 15		T <sub>CHCL</sub> - 15		ns	Equal Loading
TAVCH	Address Valid to Clock High	0		0		0		ns	
T <sub>CLAZ</sub>	Address Float Delay	TCLAX	30	T <sub>CLAX</sub>	25	TCLAX	20	ns	
TCLCSV	Chip-Select Active Delay	3	42	3	33	3	30	ns	
T <sub>CXCSX</sub>	Chip-Select Hold from Command Inactive	T <sub>CLCH</sub> - 10		T <sub>CLCH</sub> - 10		T <sub>CLCH</sub> - 10		ns	Equal Loading
T <sub>CHCSX</sub>	Chip-Select Inactive Delay	5	35	5	30	5	25	ns	
T <sub>DXDL</sub>	DEN Inactive to DT/R Low	0		0		0		ns	Equal Loading
Тсусту	Control Active Delay 1	3	44	3	37	3	31	ns	
TCVDEX	DEN Inctive Delay	5	44	5	37	5	31	ns	
T <sub>CHCTV</sub>	Control Active Delay 2	5	44	5	37	5	31	ns	
TCLLV	LOCK Valid/Invalid Delay	3	40	3	37	3	35	ns	
	TIMING RESPONSES (Read C	(vcle)			•				
TAZRL	Address Float to RD Active	0		0		0		ns	
T <sub>CLRL</sub>	RD Active Delay	5	44	5	37	5	31	ns	
TRLRH	RD Pulse Width	2T <sub>CLCL</sub> - 30		2T <sub>CLCL</sub> - 25		2T <sub>CLCL</sub> - 25		ns	
T <sub>CLRH</sub>	RD Inactive Delay	5	44	5	37	5	31	ns	
TRHLH	RD Inactive to ALE High	T <sub>CLCH</sub> - 14		T <sub>CLCH</sub> - 14		T <sub>CLCH</sub> - 14		ns	Equal Loading
T <sub>RHAV</sub>	RD Inactive to Address Active	T <sub>CLCL</sub> - 15		T <sub>CLCL</sub> - 15		T <sub>CLCL</sub> - 15		ns	Equal Loading


PRELIMINARY

INTEL CORP (UP/PRPHLS)

T-49-17-15

#### A. C. CHARACTERISTICS

#### **READ CYCLE WAVEFORMS**



- 1. Status inactive in state preceding T<sub>4</sub> .
- 3. For write cycle followed by read cycle.
- 4. T<sub>1</sub> of next bus cycle.
- 5. Changes in T-state preceding next bus cycle if followed by write.

270354-35

intها.

#### 80C186

PRELIMINARY

INTEL CORP (UP/PRPHLS)

#### A. C. CHARACTERISTICS

T-49-17-15

#### **MAJOR CYCLE TIMINGS (WRITE CYCLE)**

 $T_A = 0^{\circ} C$  to  $+70^{\circ} C$ ,  $V_{CC} = 5V \pm 10\%$  except  $V_{CC} = 5V \pm 5\%$  at f > 12.5 MHz

All timings are measured at 1.5V and 100 pF loading on CLKOUT unless otherwise noted. All output test conditions are with C  $_{\rm L}$  = 50-200 pF (10 MHz) and C  $_{\rm L}$  = 50-100 pF (12.5-16 MHz). For A.C. tests, input V  $_{\rm IL}$  = 0.45V and V  $_{\rm IH}$  = 2.4V except at X1 where V  $_{\rm IH}$  = V  $_{\rm CC}$  - 0.5V.

C	Parameter	80C186		80C186-	12	80C186-	16	Unit	Test
Symbol	rarameter	Min	Max	Min	Max	Min	Max	J	Conditions
80C186 G	ENERAL TIMING RESPONSE	S (Listed Mon	e Than	Once)			,	· · · · · · · · · · · · · · · · · · ·	
TCHSV	Status Active Delay	5	45	5	35	5	31	ns	
TCLSH	Status Inactive Delay	5	46	5	35	5	30	ns	
TCLAV	Address Valid Delay	5	44	5	36	5	33	ns	
TCLAX	Address Hold	0		0		0		ns	
T <sub>CLDV</sub>	Data Valid Delay	5	40	5	36	. 5	33	ns	
TCHDX	Status Hold Time	10		10		10		ns	
T <sub>CHLH</sub>	ALE Active Delay		30		25		20	ns	
TLHLL	ALE Width	TCLCL - 15		T <sub>CLCL</sub> - 15		TCLCL - 15		ns	
TCHLL	ALE Inactive Delay		30		25		20	ns	
TAVLL	Address Valid to ALE Low	TCLCH - 18		T <sub>CLCH</sub> - 15		T <sub>CLCH</sub> - 15		ns	Equal Loading
TLLAX	Address Hold from ALE Inactive	T <sub>CHCL</sub> - 15		T <sub>CHCL</sub> - 15		T <sub>CHCL</sub> - 15		ns	Equal Loading
TAVCH	Address Valid to Clock High	0		0		0		ns	
TCLDOX	Data Hold Time	3		3		3		ns	
TCVCTV	Control Active Delay 1	3	44	3	37	3	31	ns	
TCVCTX	Control Inactive Delay	3	44	3	37	3	31	ns	
TCLCSV	Chip-Select Active Delay	3	42	3	33	3	30	ns	
T <sub>CXCSX</sub>	Chip-Select Hold from Command Inactive	T <sub>CLCH</sub> - 10		T <sub>CLCH</sub> - 10		T <sub>CLCH</sub> - 10		ns	Equal Loading
T <sub>CHCSX</sub>	Chip-Select Inactive Delay	5	35	5	30	5	25	ns	
T <sub>DXDL</sub>	DEN Inactive to DT/R Low	. 0		0		0		ns	Equal Loading
TCLLV	LOCK Valid/Invalid Delay	3	40	3	37	3	35	ns	
	MING RESPONSES (Write C)	(cle)							
TWLWH	WR Pulse Width	2T <sub>CLCL</sub> - 30		2T <sub>CLCL</sub> - 25		2T <sub>CLCL</sub> - 25		ns	
TWHLH	WR Inactive to ALE High	T <sub>CLCH</sub> - 14		T <sub>CLCH</sub> - 14		TCLCH - 14	ľ	ns	Equal Loading
Тwнох	Data Hold After WR	T <sub>CLCL</sub> - 34		T <sub>CLCL</sub> - 20		T <sub>CLCL</sub> - 20		ns	Equal Loading
T <sub>WHDEX</sub>	WR Inactive to DEN Inactive	T <sub>CLCH</sub> - 10		T <sub>CLCH</sub> - 10		T <sub>CLCH</sub> - 10		ns	Equal Loading

270354-36


PRELIMINARY

#### A. C. CHARACTERISTICS

#### INTEL CORP (UP/PRPHLS)

#### WRITE CYCLE WAVEFORMS

1-49-17-15



#### NOTES:

- 1. Status inactive in state preceding T<sub>4</sub>.
- 2. If latched  $A_1$  and  $A_2$  are selected instead of  $\overline{PCS5}$  and  $\overline{PCS6}$ , only  $T_{CLCSV}$  is applicable.
- 3. For write cycle followed by read cycle.
- 4. T<sub>1</sub> of next bus cycle.
- 5. Changes in T-state preceding next bus cycle if followed by read, INTA, or halt.

270354-37

PRELIMINARY

# INTEL CORP (UP/PRPHLS)

### A. C. CHARACTERISTICS

T-49-17-15

# MAJOR CYCLE TIMINGS (INTERRUPT ACKNOWLEDGE CYCLE)

 $T_A = 0^{\circ} C$  to + 70  $^{\circ} C$ ,  $V_{CC} = 5V \pm 10\%$  except  $V_{CC} = 5V \pm 5\%$  at f > 12.5 MHz

All timings are measured at 1.5V and 100 pF loading on CLKOUT unless otherwise noted. All output test conditions are with C  $_{\rm L}$  = 50-200 pF (10 MHz) and C  $_{\rm L}$  = 50-100 pF (12.5-16 MHz). For A.C. tests, input V  $_{\rm IL}$  = 0.45V and V  $_{\rm IH}$  = 2.4V except at X1 where V  $_{\rm IH}$  = V  $_{\rm CC}$  - 0.5V.

0	B	80C186		80C186-	12	80C186-	16	Unit	Test
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Oint	Conditions
30C186 G	ENERAL TIMING REQUIREM	ENTS (Listed I	Aore T	han Once)					
TDVCL	Data in Setup (A/D)	15		15		15		ns	
TCLDX	Data in Hold (A/D)	3		3	<u>                                     </u>	3		ns	L
	BENERAL TIMING RESPONSE		e Than		1 1				
TCHSV	Status Active Delay	5	45	5	35	5	31	ns	
T <sub>CLSH</sub> _	Status Inactive Delay	5	46	5	35	5	30	ns	
TCLAY	Address Valid Delay	5	44	5	36	5	33	ns	
TAVCH	Address Valid to Clock High	0		0		0		ns	
T <sub>CLAX</sub>	Address Hold	0		0		0		nş	
TCLDV	Data Valid Delay	5	40	5	36	5	33	ns	
T <sub>CHDX</sub>	Status Hold Time	10		10		10		ns	
TCHLH	ALE Active Delay		30		25		20	ns	
T <sub>LHLL</sub>	ALE Width	T <sub>CLCL</sub> - 15		T <sub>CLCL</sub> - 15		T <sub>CLCL</sub> - 15		ns	
TCHLL	ALE Inactive Delay		30		25		20	ns	
TAVLL	Address Valid to ALE Low	T <sub>CLCH</sub> - 18		T <sub>CLCH</sub> - 15		T <sub>CLCH</sub> - 15		ns	Equal Loading
T <sub>LLAX</sub>	Address Hold to ALE Inactive	T <sub>CHCL</sub> - 15		T <sub>CHCL</sub> - 15		T <sub>CHCL</sub> - 15		ns	Equal Loading
T <sub>CLAZ</sub>	Address Float Delay	TCLAX	30	T <sub>CLAX</sub>	25	TCLAX	20	ns	
TCVCTV	Control Active Delay 1	3	44	3	37	3	31	nş	
TCVCTX		. 3	44	3	37	3	31	ns	
T <sub>DXDL</sub>	DEN Inactive to DT/R Low	0		0		0		ns	Equal Loading
T <sub>CHCTV</sub>	Control Active Delay 2	5	44	5	37	5	31	ns	
TCVDEX	DEN Inctive Delay (Non-Write Cycles)	5	44	5	37	5	31	ns	
T <sub>CLLV</sub>	LOCK Valid/Invalid Delay	3	40	3	37	3	35	ns	

270354-38


PRELIMINARY

INTEL CORP (UP/PRPHLS)

#### A. C. CHARACTERISTICS

T-49-17-15

#### INTERRUPT ACKNOWLEDGE CYCLE WAVEFORMS



#### NOTES:

- 1. Status inactive in state preceding  $T_4$ .
- 2. The data hold time lasts only until INTA goes inactive, even if the INTA transition occurs prior to T<sub>CLDX</sub> (min).
- 3. INTA occurs one clock later in Slave Mode.
- 4. For write cycle followed by interrupt acknowledge cycle.
- LOCK is active upon T<sub>1</sub> of the first interrupt acknowledge cycle and inactive upon T<sub>2</sub> of the second interrupt acknowledge cycle.

270354~39

#### A. C. CHARACTERISTICS

INTEL CORP (UP/PRPHLS)

#### SOFTWARE HALT CYCLE TIMINGS


$$T_A = 0^{\circ} C$$
 to  $+70^{\circ} C$ ,  $V_{CC} = 5V \pm 10\%$  except  $V_{CC} = 5V \pm 5\%$  at f > 12.5 MHz

T-49-17-15

All timings are measured at 1.5V and 100 pF loading on CLKOUT unless otherwise noted. All output test conditions are with C  $_{\rm L}$  = 50-200 pF (10 MHz) and C  $_{\rm L}$  = 50-100 pF (12.5-16 MHz). For A.C. tests, input V  $_{\rm IL}$  = 0.45V and V  $_{\rm IH}$  = 2.4V except at X1 where V  $_{\rm IH}$  = V  $_{\rm CC}$  - 0.5V.

Combal	Parameter	80C186	5	80C186-	12	80C186-	16	Unit	Test
Symbol	rarameter	Min	Max	Min	Max	Min	Max	<b>O</b>	Conditions
80C186 G	ENERAL TIMING RESPONS	ES (Listed Mo	e Thai	n Once)					
T <sub>CHSV</sub>	Status Active Delay	5	45	5	35	5	31	ns	
T <sub>CLSH</sub>	Status Inactive Delay	5	46	5	35	5	30	กร	
TCLAV	Address Valid Delay	5	44	5	36	5	33	ns	
TCHLH	ALE Active Delay		30		25		20	ns	
TLHLL	ALE Width	T <sub>CLCL</sub> - 15		T <sub>CLCL - 15</sub>		TCLCL - 15		ns	
T <sub>CHLL</sub>	ALE Inactive Delay		30		25		20	ns	
T <sub>DXDL</sub>	DEN Inactive to DT/R Low		0		0		0	ns	Equal Loading
T <sub>CHCTV</sub>	Control Active Delay 2	5	44	5	37	5	31	ns	

#### SOFTWARE HALT CYCLE WAVEFORMS



270354-40

INTEL CORP (UP/PRPHLS)

#### A. C. CHARACTERISTICS

#### **CLOCK TIMINGS**

T-49-17-15

 $T_A = 0^{\circ} C$  to + 70° C,  $V_{CC} = 5V \pm 10\%$  except  $V_{CC} = 5V \pm 5\%$  at f > 12.5 MHz

All timings are measured at 1.5V and 100 pF loading on CLKOUT unless otherwise noted. All output test conditions are with  $C_{\perp}$  = 50-200 pF (10 MHz) and  $C_{\perp}$  = 50-100 pF (12.5-16 MHz). For A.C. tests, input  $V_{IL} = 0.45V$  and  $V_{IH} = 2.4V$  except at X1 where  $V_{IH} = V_{CC} = 0.5V$ .


Symbol	Parameter	80C186	3	80C186-	12	80C186-	16	Unit	Test
Зушьої	raialistoi	Min	Max	Min	Max	Min	Max	0	Conditions
80C186 C	CLKIN REQUIREMENTS Med d (float)	asurements take	n with	following condi	itions:	External clock	input to	X1 a	nd X2 not
TCKIN	CLKIN Period	50	1000	40	1000	31.25	1000	ns	
T <sub>CLCK</sub>	CLKIN Low Time	20		16		13		ns	1.5 V <sup>(2)</sup>
TCHCK	CLKIN High Time	20		16		13		ns	1.5 V <sup>(2)</sup>
TCKHL	CLKIN Fail Time		. 5		5		5	ns	3.5 to 1.0V
TCKLH	CLKIN Rise Time		5		5		5	ns	1.0 to 3.5V
80C186 (	CLKOUT TIMING								
T <sub>CICO</sub>	CLKIN to CLKOUT Skew		25		21		17	ns	
T <sub>CLCL</sub>	CLKOUT Period	100	2000	80	2000	62.5	2000	ns	
<b>T</b>	OU KOUT Law Time	0.5 T <sub>CLCL</sub> -8		0.5 T <sub>CLCL</sub> -7		0.5 T <sub>CLCL</sub> -7		ns	C <sub>[=</sub> 100pF(2)
TCLCH	CLKOUT Low Time	0.5 T <sub>CLCL</sub> -6		0.5 T <sub>CLCL</sub> -5		0.5 T <sub>CLCL</sub> -5		ns	C <sub>L=50pF</sub> (3)
<b>T</b>	OLIZOUT LESS TISS	0.5 T <sub>CLCL</sub> -8		0.5 T <sub>CLCL</sub> -7		0.5 T <sub>CLCL</sub> -7		ns	C <sub>(=</sub> 100pF(4)
TCHCL	CLKOUT High Time	0.5 T <sub>CLCL</sub> -6		0.5 T <sub>CLCL</sub> -5		0.5 T <sub>CLCL</sub> -5		ns	C <sub>L</sub> =50pF (3)
T <sub>CH1CH2</sub>	CLKOUT Rise Time		10		10		10	ns	1.0 to 3.5V
T <sub>CL2CL1</sub>	CLKOUT Fall Time		10		10		10	ns	3.5 to 1.0V

#### NOTES:

- 1.  $T_{CLCK}$  and  $T_{CHCK}$  (CLKIN Low and High times) should not have a duration less than 40% of  $T_{CKIN}$  2. Tested under worst case conditions:  $V_{CC}$ = 5.5V (5.25V @ 16 MHz).  $T_A$  = 70° C.

- 4. Tested under worst case conditions:  $V_{CC} = 4.5V$  (4.75V @ 16 MHz).  $T_A = 0^{\circ}$  C.

#### **CLOCK WAVEFORMS**



270354-41

PRELIMINARY

INTEL CORP (UP/PRPHLS)

#### A. C. CHARACTERISTICS

## READY, PERIPHERAL, AND QUEUE STATUS TIMINGS

7-49-17-15

$$T_A = 0^{\circ} C$$
 to +  $70^{\circ} C$ ,  $V_{CC} = 5V \pm 10\%$  except  $V_{CC} = 5V \pm 5\%$  at f > 12.5 MHz


All timings are measured at 1.5V and 100 pF loading on CLKOUT unless otherwise noted. All output test conditions are with C  $_{L}$  = 50-200 pF (10 MHz) and C  $_{L}$  = 50-100 pF (12.5-16 MHz). For A.C. tests, input V  $_{\rm IL}$  = 0.45V and V  $_{\rm IH}$ = 2.4V except at X1 where V  $_{\rm IH}$ = V  $_{\rm CC}$ - 0.5V.

Cbal	Parameter	80C18	36	80C186-12		80C186-16		Unit	Test
Symbol	Symbol Parameter		Max	Min	Max	Min	Max	Ottal	Conditions
80C186 R	EADY AND PERIPHERAL TIMI	NG REQUI	REMEN	rs					
TSRYCL	Synchronous Ready(SRDY) Transition Setup Time (1)	15		15		15		ns	
TCLSRY	SRDY Transition Hold Time (1)	15		15		15		ns	
TARYCH	ARDY Resolution Transition Setup Time <sup>(2)</sup>	15		15		15		ns	
T <sub>CLARX</sub>	ARDY Active Hold Time (1)	15		15		15		ns	
TARYCHL	ARDY Inactive Holding Time	15		15		15		ns	
TARYLCL	Asynchronous Ready (ARDY) Setup Time (1)	25		25		25		ns	
TINVCH	INTx, NMI, TEST/BUSY, TMR IN Setup Time (2)	15		15		15		ns	
TINVCL	DRQ0, DRQ1 Setup Time (2)	15		15		15		ns	
80C186 P	ERIPHERAL AND QUEUE STA	TUS TIMIN	G RESP	ONSES		, ,			
T <sub>CLTMV</sub>	Timer Output Delay		40	·	33		27	ns	
TCHQSV	Queue Status Delay		37		32		30	ns	

#### NOTES:

- 1. To guarantee proper operation.
- 2. To guarantee recognition at clock edge.

#### SYNCHRONOUS READY (SRDY) WAVEFORMS




270354-42

5LE D ■ 4826175 0118008 467 ■ITL1


#### A. C. CHARACTERISTICS

**ASYNCHRONOUS READY (ARDY) WAVEFORMS** 

T-49-17-15



#### **PERIPHERAL AND QUEUE STATUS WAVEFORMS**



270354-43

56E D 4826175 0118009 3T3 1TL1

#### A. C. CHARACTERISTICS

# T-49-17-15 RESET AND HOLD/HLDA TIMINGS

#### RESET AND HOLD/HLDA TIMINGS


 $T_A = 0^{\circ}$  C to  $+70^{\circ}$  C,  $V_{CC} = 5V \pm 10\%$  except  $V_{CC} = 5V \pm 5\%$  at f > 12.5 MHz

All timings are measured at 1.5V and 100 pF loading on CLKOUT unless otherwise noted. All output test conditions are with C  $_{\rm L}$  = 50-200 pF (10 MHz) and C  $_{\rm L}$  = 50-100 pF (12.5-16 MHz). For A.C. tests, input V  $_{\rm IL}$  = 0.45V and V  $_{\rm IH}$  = 2.4V except at X1 where V  $_{\rm IH}$  = V  $_{\rm CC}$  -0.5V.

Symbol	<b>.</b>	80C186		80C186-12		80C186-16		Unit	Test
	Parameter	Min	Max	Min	Max	Min	Max		Conditions
80C186 F	RESET AND HOLD/HLDA TIMIN	IG REQUIR	EMENTS	}					
TRESIN	RES Setup	15		15		15		ns	
THVCL	HOLD Setup (1)	15		15	·	15		ns	
	SENERAL TIMING RESPONSES	(Listed Mo	re Than	Once)		·			
TCLAZ	Address Float Delay	TCLAX	30	TCLAX	25	TCLAX	20	ns	
TCLAV	Address Valid Delay	5	44	5	36	5	3.3	ns	
80C186 I	RESET AND HOLD/HLDA TIMIN	G RESPON	SES						
TCLRO	Reset Delay		40		33		27	ns	
TCLHAV	HLDA Valid Delay	3	40	3	33	3	25	ns	
T <sub>CHCZ</sub>	Command Lines Float Delay		40		33		28	ns	
T <sub>CHCV</sub>	Command Lines Valid Delay (after Float)		44		36		32	ns	

#### NOTE:

#### **RESET WAVEFORMS**



270354-44


<sup>1.</sup> To guarantee recognition at next clock.

56E D 4826175 0118010 015 miltl


### A. C. CHARACTERISTICS

#### **HOLD/HLDA WAVEFORMS (Entering Hold)**

T-49-17-15



#### HOLD/HLDA WAVEFORMS (Leaving Hold)



270354-45

56E D = 4826175 0118011 T51 = ITL1

#### **EXPLANATION OF THE AC SYMBOLS**

T-49-17-15

Each timing symbol has from 5 to 7 characters. The first character is always a 'T' (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

A: Address

ARY: Asynchronous Ready Input

C: Clock Output

CK: Clock Input

CS: Chip Select

CT: Control (DT/R, DEN, ...)

D: Data input

DE: DEN

H: Logic Level High

IN: Input (DRQ0, TIM0, ...)

L: Logic Level Low or ALE

O: Output

QS: Queue Status (QS1, QS2)

R: RD Signal, RESET Signal

S: Status (\$\overline{S0}\$, \$\overline{S1}\$, \$\overline{S2}\$)

SRY: Synchronous Ready Input

V: Valid

W: WR Signal

X: No Longer a Valid Logic Level

Z: Float

#### Examples:

T<sub>CLAV</sub> — Time from Clock low to Address valid

T<sub>CHLH</sub> — Time from Clock high to ALE high

T<sub>CLCSV</sub> — Time from Clock low to Chip Select valid

56E D = 4826175 0118012 998 TITL1

#### **WAVEFORMS**




Figure 47. Capacitive Derating Curve




Figure 48. TTL Level Rise and Fall Times for Output Buffers




Figure 49. CMOS Level Rise and Fall Times for Output Buffers

PRELIMINARY

56E D

■ 4826175 Oll8Ol3 824 🞟 ITLL

#### 80C186 EXPRESS

The Intel EXPRESS system offers enhancements to the operational specifications of the 80C186 microprocessor. EXPRESS products are designed to meet the needs of those applications whose operating requirements exceed commercial standards.

The 80C186 EXPRESS program includes an extended temperature range. With the commercial standard temperature range, operational characteristics are guaranteed over the temperature range of 0°C to +70°C. With the extended temperature range option, operational characteristics are guaranteed over the range of -40°C to +85°C.

Package types and EXPRESS versions are identified by a one or two-letter prefix to the part number. The prefixes are listed in Table 18. All AC and DC specifications not mentioned in this section are the same for both commercial and EXPRESS parts.

**Table 18. Prefix Identification** 

i da i di					
Prefix Package Type		Temperature Range			
Α	PGA	Commercial			
N	PLCC	Commercial			
R	LCC	Commercial			
TA	PGA	Extended			
TN	PLCC	Extended			
TR	LCC	Extended			

#### NOTE:

Extended temperature versions of the 80C186 are not available at 16 MHz.

#### **80C186 EXECUTION TIMINGS**

A determination of 80C186 program execution timing must consider the bus cycles necessary to prefetch instructions as well as the number of execution unit cycles necessary to execute instructions. The following instruction timings represent the minimum execution time in clock cycles for each instruction. The timings given are based on the following assumptions:

- The opcode, along with any data or displacement required for execution of a particular instruction, has been prefetched and resides in the queue at the time it is needed.
- No wait states or bus HOLDs occur.
- All word-data is located on even-address boundaries

All jumps and calls include the time required to fetch the opcode of the next instruction at the destination address.

All instructions which involve memory accesses can require one or two additional clocks above the minimum timings shown due to the asynchronous handshake between the bus interface unit (BIU) and execution unit.

With a 16-bit BIU, the 80C186 has sufficient bus performance to ensure that an adequate number of prefetched bytes will reside in the queue most of the time. Therefore, actual program execution time will not be substantially greater than that derived from adding the instruction timings shown.

56E D - 4826175 0118014 760 - ITL1

T-49-17-15

## **INSTRUCTION SET SUMMARY**

Function		Fo	rmat		Clock Cycles	Comments
DATA TRANSFER MOV = Move:		-				
Register to Register/Memory	1000100w	mod reg r/m			2/12	
Register/memory to register	1000101w	mod reg r/m			2/9	
Immediate to register/memory	1100011w	mod 000 r/m	data	data if w=1	12-13	8/16-bit
Immediate to register	1011w reg	data	data if w = 1		3-4	8/16-bit
Memory to accumulator	1010000w	addr-low	addr-high		8	•
Accumulator to memory	1010001w	addr-low	addr-high	Ì	9	
Register/memory to segment register	10001110	mod 0 reg r/m		•	2/9	
Segment register to register/memory	10001100	mod 0 reg r/m			2/11	
PUSH = Push:						
Memory	11111111	mod 1 1 0 r/m		•	16	
Register	0 1 0 1 0 reg				10	
Segment register	0 0 0 reg 1 1 0	]			9	
terrocicio	01101060	dets	date #s=0		10	
POP = Pop:	91100000				36	
Memory	10001111	mod 0 0 0 r/m			20	
Register	01011 reg		•		10	
Segment register	0 0 0 reg 1 1 1	(reg≠01)			8	
POPA # Pop AB	01100001	- 18 miles		ere Linea P <sup>eres</sup>	- 51	
XCHG = Exchange:						
Register/memory with register	1000011w	mod reg r/m		•	4/17	
Register with accumulator	10010 reg	]			3	
IN = Input from:		·	1			
Fixed port	1110010w	port			10	
Variable port	1110110w	]			8	
OUT = Output to:	1110011111	I nort	]		9	٠
Fixed port	1110011w	port	J		7	ļ
Variable port	1110111w	] I			11	
XLAT = Translate byte to AL	11010111	]   mod ron =/m	1		6	
LEA = Load EA to register	10001101	mod reg r/m	]   (mod≠11)	-	18	
LDS = Load pointer to DS	11000101	mod reg r/m			18	
LES = Load pointer to ES	11000100	mod reg r/m	] (mod≠11)		2	
LAHF = Load AH with flags	10011111	<u>ነ</u> ገ				
SAHF = Store AH into flags	10011110	] ]	•		3	
PUSHF = Push flags	10011100	J 1			9	
POPF = Pop flags	10011101	<u></u>			8	

Shaded areas indicate instructions not available in 8086, 8088 microsystems.



80C186

56E D = 4826175 0118015 6T7 EITL1

#### INSTRUCTION SET SUMMARY (Continued) T-49-17-15 Clock **Function Format** Comments Cycles DATA TRANSFER (Continued) SEGMENT = Segment Override: cs 00101110 2 SS 00110110 2 DS 00111110 2 ES 00100110 2 ARITHMETIC ADD = Add: Reg/memory with register to either 00000dw 3/10 mod reg r/m Immediate to register/memory 100000sw mod 0 0 0 r/m data data if sw = 014/16 0000010w 8/16-bit Immediate to accumulator data data if w = 1 3/4 ADC = Add with carry: Reg/memory with register to either 000100dw mod reg r/m 3/10 Immediate to register/memory 100000sw mod 0 1 0 r/m data if sw = 014/16 data Immediate to accumulator 8/16-bit 0001010w data data if w = 13/4 INC = Increment: Register/memory 1111111W mod 0 0 0 r/m 3/15 01000 reg Register 3 SUB = Subtract: 001010dw Reg/memory and register to either mod reg r/m 3/10 100000sw data if sw=01 Immediate from register/memory mod 1 0 1 r/m data 4/16 Immediate from accumulator 0010110w data data if w = 13/4 8/16-bit SBB = Subtract with borrow: 000110dw Reg/memory and register to either mod reg r/m 3/10 Immediate from register/memory 100000sw mod 0 1 1 r/m data if s w = 01 data 4/16 data if w = 1Immediate from accumulator 0001110w data 3/4 8/16-hit DEC = Decrement Register/memory 1111111w mod 0 0 1 r/m 3/15 Register 01001 reg 3 CMP = Compare: Register/memory with register 0011101w mod reg r/m 3/10 Register with register/memory 0011100w 3/10 mod reg r/m Immediate with register/memory 100000sw mod 1 1 1 r/m data data if s w = 01 3/10 Immediate with accumulator 0011110w data if w = 1 3/4 8/16-bit **NEG** = Change sign register/memory 1111011w mod 0 1 1 r/m 3/10 AAA = ASCII adjust for add 00110111 8 00100111 DAA = Decimal adjust for add AAS = ASCII adjust for subtract 00111111 7 DAS = Decimal adjust for subtract 00101111 MUL = Multiply (unsigned): 1111011w mod 100 r/m Register-Byte 26-28 Register-Word 35-37 Memory-Byte 32 - 34Memory-Word

INTEL CORP (UP/PRPHLS)

80C186

PRELIMIN

- 56E D 4826175 0118016 533 IITL1

#### INSTRUCTION SET SUMMARY (Continued)

T-49-17-15

INSTRUCTION SET SU	ЈММАНҮ (С	ontinued)			T-49-1	17-15
Function		Fo	rmat		Clock Cycles	Comments
ARITHMETIC (Continued)			,			
IMUL = Integer multiply (signed):	1111011w	mod 1 0 1 r/m			<u>'</u>	
Register-Byte					25-28	
Register-Word Memory-Byte					34-37 31-34	i
Memory-Word					40-43	
IMUL — Integer Immediate multiply (signed)	01101061	mod reg r/m	date	detail s=0	<b>22–25/</b> 29–32	
<b>DIV</b> = Divide (unsigned):	1111011w	mod 1 1 0 r/m				
Register-Byte					29	
Register-Word					38	
Memory-Byte Memory-Word			1		35 44	
IDIV = Integer divide (signed):	1111011w	mod 1 1 1 r/m				
Register-Byte					44-52	
Register-Word					53-61	
Memory-Byte					50-58	
Memory-Word  AAM = ASCII adjust for multiply	11010100	00001010			59-67 19	
AAD = ASCII adjust for divide	11010101	00001010			15	
CBW = Convert byte to word	10011000				2	
CWD = Convert word to double word	10011001				4	
LOGIC						
Shift/Rotate Instructions:						
Register/Memory by 1	1101000w	mod TTT r/m			2/15	
Register/Memory by CL	1101001w	mod TTT r/m			5+n/17+n	
Register/Memory by Count	1100000w	mod TTT r/m	count		5+n/17+n	
		TTT instruction				
		000 ROL				
		001 ROR 010 RCL				
		011 RCR				
		100 SHL/SAL				
		101 SHR 111 SAR				
AND = And:		111 SAN				
Reg/memory and register to either	001000dw	mod reg r/m			3/10	
Immediate to register/memory	1000000w	mod 1 0 0 r/m	data	data if w = 1	4/16	
Immediate to accumulator	0010010w	data	data if w = 1		3/4	8/16-bit
TEST = And function to flags, no resu	ılt:					
Register/memory and register	1000010w	mod reg r/m			3/10	
Immediate data and register/memory	1111011w	mod 0 0 0 r/m	data	data if w = 1	4/10	
Immediate data and accumulator	1010100w	data	data if w = 1		3/4	8/1 <del>6</del> -bit
OR = Or:						}
Reg/memory and register to either	000010dw	mod reg r/m			3/10	
Immediate to register/memory	1000000w	mod 0 0 1 r/m	data	data if w = 1	4/16	
Immediate to accumulator	0000110w	data	data if w = 1		3/4	8/16-bit

Shaded areas indicate instructions not available in 8086, 8088 microsystems.

PRELIMINARY

—— 56E D ■■ 4826175 0118017 47T ■■ ITL1

T-49-17-15

# **INSTRUCTION SET SUMMARY** (Continued)

Function		Fo	rmat		Clock Cycles	Comments
LOGIC (Continued) XOR = Exclusive or:						
Reg/memory and register to either	001100dw	mod reg r/m			3/10	
Immediate to register/memory	1000000w	mod 1 1 0 r/m	data	data if w = 1	4/16	
Immediate to accumulator	0011010w	data	data if w = 1		3/4	8/16-bit
NOT = Invert register/memory	1111011w	mod 0 1 0 r/m			3/10	
STRING MANIPULATION						
MOVS = Move byte/word	1010010w				14	
CMPS = Compare byte/word	1010011w				22	
SCAS = Scan byte/word	1010111w				15	
LODS = Load byte/wd to AL/AX	1010110w				12	
STOS = Store byte/wd from AL/AX	1010101w		v		10	
ins = Input byte/vd from EIX port	0110110w				14	
COTE - Output byte/and to DX pen	01101111	100000			14	
Repeated by count in CX (REP/REPE/	REPZ/REPNE/REP	NZ)				
MOVS = Move string	11110010	1010010w			8+8n	
CMPS = Compare string	1111001z	1010011w			5+22n	
SCAS = Scan string	1111001z	1010111w			5 + 15n	
LODS = Load string	11110010	1010110w			6+11n	
STOS = Store string	11110010	1010101w			6+9n	
DMS — Input string	11110010	0110110w	the second		5+bn	
Administration of the Control of the				and the second		
OUTS = Output string CONTROL TRANSFER	11110010	0110111W			t+b)	
CALL = Call:						
Direct within segment	11101000	disp-low	disp-high		15	
Register/memory	11111111	mod 0 1 0 r/m			13/19	
indirect within segment						
Direct intersegment	10011010	segmer	t offset		23	
		segment	selector			
Indirect intersegment	11111111	mod 0 1 1 r/m	(mod ≠ 11)		38	
JMP = Unconditional jump:						
Short/long	11101011	disp-low			14	
Direct within segment	11101001	disp-low	disp-high		14	
Register/memory	11111111	mod 1 0 0 r/m			11/17	
indirect within segment						
Direct intersegment	11101010	segmer	t offset		14	
		segment	selector	,		
Indirect intersegment	11111111	mod 1 0 1 r/m	(mod ≠ 11)		26	
man out intersegment	n not available in					<u> </u>

Shaded areas indicate instructions not available in 8086, 8088 microsystems.

56E D = 4826175 0118018 306 = ITL1

# **INSTRUCTION SET SUMMARY** (Continued)

T-49-17-15

INSTRUCTION SET SUMMA		')	•	1-49	)-17-15
Function		Format	,	Clock Cycles	Comments
CONTROL TRANSFER (Continued) RET = Return from CALL:		·			
Within segment	11000011			16	
Within seg adding immed to SP	11000010	data-low	data-high	18	
intersegment ,	11001011		•	22	
Intersegment adding immediate to SP	11001010	data-low	data-high	25	
JE/JZ = Jump on equal/zero	01110100	disp	]	4/13	JMP not
JL/JNGE = Jump on less/not greater or equal	01111100	disp	<u></u>	4/13	taken/JMP
JLE/JNG = Jump on less or equal/not greater	01111110	disp	]	4/13	taken
JB/JNAE = Jump on below/not above or equal	01110010	disp	]	4/13	
JBE/JNA = Jump on below or equal/not above	01110110	disp	]	4/13	
JP/JPE = Jump on parity/parity even	01111010	disp	]	4/13	
JO = Jump on overflow	01110000	disp	]	4/13	
JS = Jump on sign	01111000	disp	j	4/13	
JNE/JNZ = Jump on not equal/not zero	01110101	disp	<u></u>	4/13	
JNL/JGE = Jump on not less/greater or equal	01111101	disp	j	4/13	
JNLE/JG = Jump on not less or equal/greater	01111111	disp	]	4/13	
JNB/JAE = Jump on not below/above or equal	01110011	disp		4/13	
JNBE/JA = Jump on not below or equal/above	01110111	disp	]	4/13	1
JNP/JPO = Jump on not par/par odd	01111011	disp		4/13	
JNO = Jump on not overflow	01110001	disp		4/13	
JNS = Jump on not sign	01111001	disp		4/13	
JCXZ = Jump on CX zero	11100011	disp		5/15	
LOOP = Loop CX times	11100010	disp	]	6/16	LOOP not
LOOPZ/LOOPE = Loop while zero/equal	11100001	disp	]	6/16	taken/LOOP taken
LOOPNZ/LOOPNE = Loop while not zero/equal	11100000	disp		6/16	l taxon
ENTER - Enter Procedure	11001000	data-low	date-Pige L		
L=0	and the state of the state of the	0.00	at the second	15	
			English Company	25 22+18(n-1)	
LEAVE - Leave Procedure	11001001			8	
INT = Interrupt:			_		
Type specified	11001101	type		47	
Туре 3	11001100			45	if INT. taken/
INTO = Interrupt on overflow	11001110			48/4	if INT. not taken
		1			
IRET = Interrupt return	11001111			28	
BOUNIO - Delact value out of range	91100010	med reg r/m	3000 000000	30-35	

Shaded areas indicate instructions not available in 8086, 8088 microsystems.

int<sub>e</sub>l.

#### 80C186

PRELIMINARY

INTEL CORP (UP/PRPHLS)

T-49-17-15

#### **INSTRUCTION SET SUMMARY** (Continued)

Function	Format	Clock Cycles	Comments
PROCESSOR CONTROL			
CLC = Clear carry	11111000	2	
CMC = Complement carry	11110101	2	
STC = Set carry	11111001	2	
CLD = Clear direction	11111100	2	
STD = Set direction	11111101	2	
CLI = Clear interrupt	11111010	2	
STI = Set interrupt	11111011	2	
HLT = Hait	11110100	2	
WAIT = Wait	10011011	6	if TEST = 0
LOCK = Bus lock prefix	11110000	2	
NOP = No Operation	10010000	3	
	(TTT LLL are opcode to processor extension)		

Shaded areas indicate instructions not available in 8086, 8088 microsystems.

#### **FOOTNOTES**

The Effective Address (EA) of the memory operand is computed according to the mod and r/m fields:

if mod	=	11 then r/m is treated as a REG field
18 a	_	On the DICD - Ot dies less and diese

if mod = 01 then DISP = disp-low sign-ex-

if mod = tended to 16-bits, disp-high is absent if mod = 10 then DISP = disp-high: disp-low if r/m = 000 then EA = (BX) + (SI) + DISP

if r/m = 001 then EA = (BX) + (DI) + DISP if r/m = 010 then EA = (BP) + (SI) + DISP if r/m = 011 then EA = (BP) + (DI) + DISP

if r/m = 011 then EA = (BP) + (DI) + if r/m = 100 then EA = (SI) + DISP if r/m = 101 then EA = (DI) + DISP

if r/m = 110 then EA = (BP) + DISP\* if r/m = 111 then EA = (BX) + DISP

DISP follows 2nd byte of instruction (before data if required)

\*except if mod = 00 and r/m = 110 then EA = disp-high: disp-low.

EA calculation time is 4 clock cycles for all modes, and is included in the execution times given whenever appropriate.

#### **Segment Override Prefix**

0 0 1 reg 1 1 0

reg is assigned according to the following:

	Segment
reg	Register
00	ES
01	CS
10	SS
11	DS

REG is assigned according to the following table:

8-Bit (w = 0)
000 AL
001 CL
010 DL
011 BL
100 AH
101 CH
110 DH
111 BH

The physical addresses of all operands addressed by the BP register are computed using the SS segment register. The physical addresses of the destination operands of the string primitive operations (those addressed by the DI register) are computed using the ES segment, which may not be overridden.

PRELIMINARY

# INTEL CORP (UP/PRPHLS)

#### **REVISION HISTORY**

The sections significantly revised since version -004 are:

T-49-17-15

Pin Description Table

Added note to TEST/BUSY pin requiring proper RESET at power-up to

configure pin as input.

Renamed pin 44 to INT1/SELECT and pin 41 to INT3/INTA1/IRQ to better

describe their functions in Slave Mode.

Initialization and Processor Reset Added reminder to drive RES pin LOW during power-up.

Read and Write Cycle Waveforms Clarified applicability of T<sub>CLCSV</sub> to latched A1 and A2 in footnotes.

Slave Mode Operation

The three low order bits associated with vector generation and performing EOI are not alterable; however, the priority levels are programmable. This

information is a clarification only.

#### The sections significantly revised since version -003 are:

Front Page

Deleted references to burn-in devices.

Local Bus Controller and Reset Clarified effects of excessive loading on pins with internal pullup devices.

Equivalent resistance no longer shown.

D.C. Characteristics

Renamed  $V_{CLI}$  to  $V_{IL1}.$  Renamed  $V_{CHI}$  to  $V_{IH3}.$  Changed  $V_{OH}$  (min.) from 0.8  $V_{CC}$  to  $V_{CC}\,-\,$  0.5V. Changed  $I_{CC}$  (max.) from 180 mA to 150 mA at 16 MHz, 150 mA to 120 mA at 12.5 mA, and 100 mA to 120 mA at 10 MHz. Changed V<sub>CLO</sub> (max.) from 0.5V to 0.45V. Changed V<sub>CHO</sub> (min.) from 0.8 V<sub>CC</sub> to V<sub>CC</sub> - 0.5V. Clarified effect of excessive loading on pins with internal

pullup devices.

**Power Supply Current** 

Added equation and graph for maximum current.

A.C. Characteristics

Many timings changed (all listed in ns): T<sub>DVCL</sub> (min.) at 16 MHz from 10 to 15; T<sub>CLDX</sub> (min.) from 5 to 3; T<sub>CLAV</sub> (max.) at 10 MHz from 50 to 44; T<sub>CHCV</sub> (max.) from 45 to 44 at 10 MHz, and from 37 to 36 at 12.5 MHz; TLHLL (min.) from  $T_{CLCL}$  - 30 to  $T_{CLCL}$  - 15;  $T_{LLAX}$  (min.) at 10 MHz from  $T_{CHCL}$  - 20 to T<sub>CHCL</sub> - 15; T<sub>CVCTV</sub> (max.) from 56 to 44 at 10 MHz and from 47 to 37 at 12.5 MHz; T<sub>CVDEX</sub> (max.) from 56 to 44 at 10 MHz, 47 to 37 at 12.5 MHz, and from 35 to 31 at 16 MHz;  $T_{RHAV}$  (min.) from  $T_{CLCL}$  — 40 at 10 MHz and  $T_{CLCL}$  — 20 at 12.5 MHz and 16 MHz to  $T_{CLCL}$  — 15 at all frequencies;  $T_{RLRH}$  (min.) from 2  $T_{CLCL}$  — 46 to 2  $T_{CLCL}$  — 30 at 10 MHz, from 2  $T_{CLCL}$  — 40 to 2  $T_{CLCL}$  — 25 at 12.5 MHz, and 2  $T_{CLCL}$  — 30 to 2  $T_{CLCL}$  — 25 at 16 MHz;  $T_{WLWH}$  (min.) from 2  $T_{CLCL}$  — 34 to 2  $T_{CLCL}$  — 30 at 10 MHz, and 2  $T_{CLCL}$  — 30 to 2  $T_{CLCL}$  — 25 at 12.5 MHz;  $T_{AVLL}$  (min.) from  $T_{CLCH}$  — 19 to  $T_{CLCL}$  — 18 at 10 MHz;  $T_{CLCL}$  — 19 at 10 MHz;  $T_{CLCL}$  — 19 at 10 MHz;  $T_{CLCL}$  — 19 to T<sub>CLCH</sub> - 18 at 10 MHz; T<sub>CLSH</sub> (max.) at 10 MHz from 50 to 46; T<sub>CLTMV</sub> (max.) from 48 to 40 at 10 MHz, 40 to 33 at 12.5 MHz, and 30 to 27 at 16 MHz; T<sub>CLRO</sub> (max.) from 48 to 40 at 10 MHz, 40 to 33 at 12.5 MHz, and 30 to 27 at 16 MHz;  $T_{CHQSV}$  (max.) from 28 to 37 at 10 MHz, 28 to 32 at 12.5 MHz, and 25 to 30 at 16 MHz;  $T_{CHDX}$  (min.) from 5 to 10;  $T_{CLLV}$  (max.) at 10 MHz from 45 to 40 and at 12.5 MHz from 40 to 37; T<sub>CLCSV</sub> (max.) from 45 to 42 at 10 MHz; T<sub>CHCSX</sub> (max.) from 32 to 35 at 10 MHz, 28 to 30 at 12.5 MHz, and 23 to 25 at 16 MHz; and  $T_{CH1CH2}$  and  $T_{CL2CL1}$  (max.) at 16 MHz from 8 to 10. Added new timings for TWHDEX, TRHLH, and TWHLH. Established min. timing for T<sub>CLCSV</sub>.

Timing Waveforms

Section rearranged to show waveforms on same or facing page relative to corresponding tabular data. TCLSRY drawn to same clock edge as TSRYCL. Drawing changed to indicate one less clock between HOLD inactive and

HLDA inactive.

Specification Level Markings

New Section.

4826175 0118021 9TO **##**ITL1 56E

80C186

PRELIWINARY

INTEL CORP (UP/PRPHLS)

T-49-17-15

The sections significantly revised since version -002 are:

**Block Diagram** 

Redrawn to illustrate numerics coprocessor interface.

Pin Description Table Interrupt Vector Table Various descriptions rewritten for clarity. Redrawn for clarity. Interrupt Type 16 listed.

ESC Opcode Exception Descrip-

tion

Note added concerning ESC trap.

Oscillator Configurations

Deleted drive of X2 with inverted X1.

**RESET Logic** 

Deleted paragraph concerning setup times for synchronization of multiple

processors.

Local Bus Arbitration

Added description of HLDA when a refresh cycle is pending.

Local Bus Controller and Reset

Added description of pullup devices for appropriate pins. Added reminder to initialize transfer count registers and pointer registers.

**DMA Controller** 

Added reminder to intialize count registers.

**Timers** DRAM Refresh Addresses

Refresh address counter described in figure.

D.C. Characteristics

VIH2 indicated for SRDY, ARDY. ICC (max.) now indicated for all devices.

Power Supply Current

Typical I<sub>CC</sub> indicated.

A.C. Characteristics

Input VIH test condition at X1 added. TCLDOX, TCVCTV, TCVCTX, TCLHAV, and T<sub>CLLV</sub> minimums reduced from 5 ns to 3 ns. T<sub>CLCH</sub> (min.) and T<sub>CHCL</sub> (min.) relaxed by 2 ns. Added reminder that TSRYCL and TCLSRY must be met.

Explanation of the A.C. Symbols New Section.

Major Cycle Timing Waveforms

T<sub>DXDL</sub> indicated in Read Cycle. T<sub>CLRO</sub> indicated.

Rise/Fall and Capacitive Derat-

ing Curves

New Figures added.

Instruction Set Summary

ESC instruction clock count deleted.

6E D ■■ 4826175 0118022 837 ■■ITL1

80C186

Preliminary

INTEL CORP (UP/PRPHLS)

T-49-17-15

The sections significantly revised since version -001 are:

Pin Description Table

Noted RES to be low more than 4 clocks.

Oscillator Configurations

Added reminder not to drive X2.

DMA Transfer Rate Table

Corrected to reflect 16 MHz capability.

**DMA Control Bit Descriptions** 

Moved and clarified note concerning TC condition for ST/STOP clearing dur-

ing unsynchronized transfers.

Interrupt Controller, etc.

Renamed iRMX Mode to Slave Mode.

Interrupt Request Register

Noted that D0 and D1 are read/write, others read-only.

**DRAM Refresh Addresses** 

Added figure to explain refresh address bits.

A.C. Characteristics

Many timings changed (all listed in ns): T<sub>CLDX</sub> (min.) from 8 to 5; T<sub>SRYCL</sub> (min.) from 20 to 15; THVCL (min.) from 20 to 15; TINVCH (min.) from 25 to 15; TINVCL (min.) from 20 to 15; TCLAV at 12.5 MHz from 4-33 to 5-36; TCLAV at 16 MHz from 4-30 to 5-33; T<sub>CLAX</sub> (min.) to 0; T<sub>CLDV</sub> (min.) at 10 MHz from 10 to 5; T<sub>CLDV</sub> (min.) at 12.5 MHz from 10-33 to 5-36; T<sub>CLDV</sub> (min.) at 16 MHz from 10-30 to 5-33; T<sub>CLDOX</sub> (min.) from 10 at 10 MHz and 8 at 12.5 MHz to 5 at both frequencies; T<sub>CVCTV</sub> (max.) and T<sub>CHCTV</sub> (max.) at 16 MHz from 25 to 31; T<sub>CHCTV</sub> (min.) and T<sub>CVDEX</sub> (min.) both from 10 at 10 MHz and 8 at 12.5 MHz to 5 at both frequencies; T<sub>CVCTX</sub> (max.) at 16 MHz from 25 to 33; TCLRL at 10 MHz from 10-56 to 5-44; TCLRL at 12.5 MHz from 8-47 to 5-35; T<sub>CLRL</sub> (max.) at 16 MHz from 25 to 31; T<sub>CLRH</sub> (min.) at 10 MHz from 10 to 5 and at 12.5 MHz from 8 to 5; TCHSV (min.) at 10 MHz from 10 to 5 and at 12.5 MHz from 8 to 5; TCHSV (max.) at 16 MHz from 25 to 31; TCLSH (min.) at 10 MHz from 10 to 5 and at 12.5 MHz from 8 to 5; TCHQSV (max.) at 12.5 MHz from 23 to 28 and at 16 MHz from 23 to 25; T<sub>CHDX</sub> (min.) at 10 MHz from 10 to 5 and at 12.5 MHz from 8 to 5; TAVCH (min.) to 0; TCLLV (max.) at 10 MHz from 60 to 45 and at 12.5 MHz from 55 to 40 and at 16 MHz from 40 to 35; TDXDL (min.) to 0; TCXCSX (min.) from 35 at 10 MHz and 29 at 12.5 MHz and 25 at 16 MHz to T<sub>CLCH</sub> — 10 at all frequencies; T<sub>CHCSX</sub> (min.) at 12.5 MHz and 16 MHz from 4-23 to 5-28 and 5-23 respectively.

**Execution Timings** 

Clarified effect of bus width.

#### SPECIFICATION LEVEL MARKINGS

Current 80C186 devices bear backside lot code information consisting of seven digits followed by letters. The second, third, and fourth digits comprise a manufacturing date code. This preliminary data sheet applies only to 80C186 devices with a date code corresponding to week 25 of 1989 (backside markings x925xxx XXX) or later.