

December 1996

Fast CMOS 3.3V 8-Bit Buffer/Line Driver

Features

- Advanced 0.6 micron CMOS Technology
- Compatible with LCX™ Families of Products
- Supports 5V Tolerant Mixed Signal Mode Operation
 - Input Can Be 3V or 5V
 - Output Can Be 3V or Connected to 5V Bus
- Advanced Low Power CMOS Operation
- Excellent Output Drive Capability:
 - Balanced Drives (24mA Sink and Source)
- Low Ground Bounce Outputs
- Hysteresis on All Inputs

Description

The CD74LPT244 is an 8-bit buffer/line driver designed for driving high capacitive memory loads. With its balanced-drive characteristics, this high-speed, low power device provides lower ground bounce, transmission line matching of signals, fewer line reflections and lower EMI and RFI effects. This makes it ideal for driving on-board buses and transmission lines.

The CD74LPT244 can be driven from either 3.3V or 5.0V devices allowing this device to be used as a translator in a mixed 3.3/5.0V system.

Ordering Information


PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74LPT244AM	-40 to 85	20 Ld SOIC	M20.3-P
CD74LPT244AQM	-40 to 85	20 Ld QSOP	M20.15-P
CD74LPT244CM	-40 to 85	20 Ld SOIC	M20.3-P
CD74LPT244CQM	-40 to 85	20 Ld QSOP	M20.15-P
CD74LPT244M	-40 to 85	20 Ld SOIC	M20.3-P
CD74LPT244QM	-40 to 85	20 Ld QSOP	M20.15-P

NOTE: QSOP is commonly known as SSOP.

When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.

Pinout

CD74LPT244
(SOIC, QSOP)
TOP VIEW




3

3.3V LPT

CD74LPT244

Functional Block Diagram



TRUTH TABLE (NOTE 1)

INPUTS			OUTPUTS
\overline{OE}_A	\overline{OE}_B	D_{XX}	O_{XX}
L	L	L	L
L	L	H	H
H	H	X	Z

NOTE:

1. H = High Voltage Level
L = Low Voltage Level
X = Don't Care
Z = High Impedance

Pin Descriptions

PIN NAME	DESCRIPTION
$\overline{OE}_A, \overline{OE}_B$	Three-State Output Enable Inputs (Active LOW)
D_{XX}	Data Inputs
O_{XX}	Three-State Outputs
GND	Ground
V_{CC}	Power

CD74LPT244

Electrical Specifications (Continued)

PARAMETER	SYMBOL	(NOTE 3) TEST CONDITIONS		MIN	(NOTE 4)	MAX	UNITS
					TYP		
Output LOW Voltage	V_{OL}	$V_{CC} = \text{Min. } V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 0.1\text{mA}$	-	-	0.2	V
			$I_{OL} = 16\text{mA}$	-	0.2	0.4	V
			$I_{OL} = 24\text{mA}$	-	0.3	0.5	V
Short Circuit Current (Note 6)	I_{OS}	$V_{CC} = \text{Max (Note 5), } V_{OUT} = \text{GND}$		-60	-85	-240	mA
Power Down Disable	I_{OFF}	$V_{CC} = 0\text{V, } V_{IN} \text{ or } V_{OUT} \leq 4.5\text{V}$				± 100	μA
Input Hysteresis	V_H			-	150	-	mV
CAPACITANCE $T_A = 25^\circ\text{C, } f = 1\text{MHz}$							
Input Capacitance (Note 8)	C_{IN}	$V_{IN} = 0\text{V}$		-	4.5	6	pF
Output Capacitance (Note 8)	C_{OUT}	$V_{OUT} = 0\text{V}$		-	5.5	8	pF
POWER SUPPLY SPECIFICATIONS							
Quiescent Power Supply Current	I_{CC}	$V_{CC} = \text{Max}$	$V_{IN} = \text{GND or } V_{CC}$	-	0.1	10	μA
Quiescent Power Supply Current TTL Inputs HIGH	ΔI_{CC}	$V_{CC} = \text{Max}$	$V_{IN} = V_{CC} - 0.6\text{V}$ (Note 9)	-	2.0	30	μA
Dynamic Power Supply Current (Note 10)	I_{CCD}	$V_{CC} = \text{Max, Outputs Open}$ $\overline{OE}_X = \text{GND}$ One Bit Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	-	50	75	$\mu\text{A/MHz}$
Total Power Supply Current (Note 12)	I_C	$V_{CC} = \text{Max, Outputs Open}$ $f_1 = 10\text{MHz, 50% Duty Cycle}$ $\overline{OE}_X = \text{GND}$ One Bit Toggling	$V_{IN} = V_{CC} - 0.6\text{V}$ $V_{IN} = \text{GND}$	-	0.6	2.3	mA
		$V_{CC} = \text{Max, Outputs Open}$ $f_1 = 2.5\text{MHz, 50% Duty Cycle}$ $\overline{OE}_X = \text{GND}$ 8 Bits Toggling	$V_{IN} = V_{CC} - 0.6\text{V}$ $V_{IN} = \text{GND}$	-	2.1	4.7 (Note 11)	mA

CD74LPT244

Switching Specifications Over Operating Range (Note 13)

PARAMETER	SYMBOL	(NOTE 14) TEST CONDITIONS	CD74LPT244		CD74LPT244A		CD74LPT244C		UNITS
			(NOTE 15) MIN	MAX	(NOTE 15) MIN	MAX	(NOTE 15) MIN	MAX	
Propagation Delay D_{XX} to O_{XX}	t_{PLH} t_{PHL}	$C_L = 50\text{pF}$ $R_L = 500\Omega$	1.5	6.5	1.5	4.8	1.5	4.1	ns
Output Enable Time \overline{OE}_X to O_{XX}	t_{PZH} t_{PZL}		1.5	8.0	1.5	6.2	1.5	5.8	ns
Output Disable Time (Note 16) \overline{OE}_X to O_{XX}	t_{PHZ} t_{PLZ}		1.5	7.0	1.5	5.6	1.5	5.2	ns
Output Skew (Note 17)	$t_{SK(O)}$		-	0.5	-	0.5	-	0.5	ns


NOTES:

3. For conditions shown as Max or Min, use appropriate value specified under Electrical Specifications for the applicable device type.
4. Typical values are at $V_{CC} = 3.3V$, $25^\circ C$ ambient and maximum loading.
5. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
6. This parameter is guaranteed but not tested.
7. $V_{OH} = V_{CC} - 0.6V$ at rated current.
8. This parameter is determined by device characterization but is not production tested.
9. Per TTL driven input; all other inputs at V_{CC} or GND.
10. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
11. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
12. $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)$
 $I_{CC} = \text{Quiescent Current } (I_{CCL}, I_{CCH} \text{ and } I_{CCZ})$
 $\Delta I_{CC} = \text{Power Supply Current for a TTL High Input}$
 $D_H = \text{Duty Cycle for TTL Inputs High}$
 $N_T = \text{Number of TTL Inputs at } D_H$
 $I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$
 $f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$
 $N_{CP} = \text{Number of Clock Inputs at } f_{CP}$
 $f_i = \text{Input Frequency}$
 $N_i = \text{Number of Inputs at } f_i$
 All currents are in milliamps and all frequencies are in megahertz.
13. Propagation Delays and Enable/Disable times are with $V_{CC} = 3.3V \pm 0.3V$, normal range. For $V_{CC} = 2.7V$, extended range, all Propagation Delays and Enable/Disable times should be degraded by 20%.
14. See test circuit and wave forms.
15. Minimum limits are guaranteed but not tested on Propagation Delays.
16. This parameter is guaranteed but not production tested.
17. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.

3

3.3V LPT

Test Circuits and Waveforms



SWITCH POSITION	
TEST	SWITCH
$t_{PLZ}, t_{PZL},$ Open Drain	6V
t_{PHZ}, t_{PZH}	GND
t_{PLH}, t_{PHL}	Open

DEFINITIONS:

C_L = Load capacitance, includes jig and probe capacitance.

R_T = Termination resistance, should be equal to Z_{OUT} of the Pulse Generator.

NOTE:

18. Pulse Generator for All Pulses: Rate ≤ 1.0 MHz; $Z_{OUT} \leq 50\Omega$;
 $t_r, t_f \leq 2.5$ ns.

FIGURE 1. TEST CIRCUIT




FIGURE 2. ENABLE AND DISABLE TIMING




FIGURE 3. PROPAGATION DELAY