

54F/74F563 Octal D-Type Latch with TRI-STATE® Outputs

General Description

The 'F563 is a high-speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (\bar{OE}) inputs.

This device is functionally identical to the 'F573, but has inverted outputs.

Features

- Inputs and outputs on opposite sides of package allowing easy interface with microprocessors
- Useful as input or output port for microprocessors
- Functionally identical to 'F573


Ordering Code: See Section 11

Commercial	Military	Package Number	Package Description
74F563PC		N20A	20-Lead (0.300" Wide) Molded Dual-In-Line
	54F563DM (Note 2)	J20A	20-Lead Ceramic Dual-In-Line
74F563SC (Note 1)		M20B	20-Lead (0.300" Wide) Molded Small Outline, JEDEC
74F563SJ (Note 1)		M20D	20-Lead (0.300" Wide) Molded Small Outline, EIAJ
	54F563FM (Note 2)	W20A	20-Lead Cerpack
	54F563LM (Note 2)	E20A	20-Lead Ceramic Leadless Chip Carrier, Type C

Note 1: Devices also available in 13" reel. Use suffix = SCX and SJX.


Note 2: Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB.

Logic Symbols



TL/F/9562-3

IEEE/IEC




TL/F/9562-5

Unit Loading/Fan Out: See Section 2 for U.L. definitions

Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input I_{IH}/I_{IL} Output I_{OH}/I_{OL}
D ₀ -D ₇	Data Inputs	1.0/1.0	20 μ A/-0.6 mA
LE	Latch Enable Input (Active HIGH)	1.0/1.0	20 μ A/-0.6 mA
OE	TRI-STATE Output Enable Input (Active LOW)	1.0/1.0	20 μ A/-0.6 mA
O ₀ -O ₇	TRI-STATE Latch Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)


Connection Diagrams

Pin Assignment for
DIP, SOIC and Flatpak



TL/F/9562-1

Pin Assignment
for LCC



TL/F/9562-2

Functional Description

The 'F563 contains eight D-type latches with TRI-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The TRI-STATE buffers are controlled by the Output Enable (OE) input. When OE is LOW, the buffers are in the bi-state mode. When OE is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

Function Table					
Inputs			Internal	Output	Function
OE	LE	D	Q	O	
H	X	X	X	Z	High Z
H	H	L	H	Z	High Z
H	H	H	L	Z	High Z
H	L	X	NC	Z	Latched
L	H	L	H	H	Transparent
L	H	H	L	L	Transparent
L	L	X	NC	NC	Latched

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

Z = High Impedance

NC = No Change

Logic Diagram



TL/F/9562-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature -65°C to $+150^{\circ}\text{C}$

Ambient Temperature under Bias -55°C to $+125^{\circ}\text{C}$

Junction Temperature under Bias -55°C to $+175^{\circ}\text{C}$

Plastic -55°C to $+150^{\circ}\text{C}$

V_{CC} Pin Potential to Ground Pin -0.5V to $+7.0\text{V}$

Input Voltage (Note 2) -0.5V to $+7.0\text{V}$

Input Current (Note 2) -30 mA to $+5.0\text{ mA}$

Voltage Applied to Output in HIGH State (with $V_{CC} = 0\text{V}$) -0.5V to V_{CC}

Standard Output -0.5V to $+5.5\text{V}$

TRI-STATE Output -0.5V to $+5.5\text{V}$

Current Applied to Output in LOW State (Max) twice the rated I_{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature

Military	-55°C to $+125^{\circ}\text{C}$
Commercial	0°C to $+70^{\circ}\text{C}$

Supply Voltage

Military	$+4.5\text{V}$ to $+5.5\text{V}$
Commercial	$+4.5\text{V}$ to $+5.5\text{V}$

DC Electrical Characteristics

Symbol	Parameter	54F/74F			Units	V_{CC}	Conditions
		Min	Typ	Max			
V_{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V_{IL}	Input LOW Voltage		0.8		V		Recognized as a LOW Signal
V_{CD}	Input Clamp Diode Voltage		−1.2		V	Min	$I_{IN} = -18\text{ mA}$
V_{OH}	Output HIGH Voltage 54F 10% V_{CC}	2.5			V	Min	$I_{OH} = -1\text{ mA}$
	54F 10% V_{CC}	2.4					$I_{OH} = -3\text{ mA}$
	74F 10% V_{CC}	2.5					$I_{OH} = -1\text{ mA}$
	74F 10% V_{CC}	2.4					$I_{OH} = -3\text{ mA}$
	74F 5% V_{CC}	2.7					$I_{OH} = -1\text{ mA}$
	74F 5% V_{CC}	2.7					$I_{OH} = -3\text{ mA}$
V_{OL}	Output LOW Voltage 54F 10% V_{CC}		0.5		V	Min	$I_{OL} = 20\text{ mA}$
	74F 10% V_{CC}		0.5				$I_{OL} = 24\text{ mA}$
I_{IH}	Input HIGH Current 54F		20.0		μA	Max	$V_{IN} = 2.7\text{V}$
	74F		5.0				
I_{BVI}	Input HIGH Current Breakdown Test	54F	100		μA	Max	$V_{IN} = 7.0\text{V}$
	74F		7.0				
I_{CEX}	Output HIGH Leakage Current 54F		250		μA	Max	$V_{OUT} = V_{CC}$
	74F		50				
V_{ID}	Input Leakage Test 74F	4.75			V	0.0	$I_{ID} = 1.9\text{ }\mu\text{A}$ All Other Pins Grounded
I_{OD}	Output Leakage Circuit Current 74F		3.75		μA	0.0	$V_{IOD} = 150\text{ mV}$ All Other Pins Grounded
I_{IL}	Input LOW Current		−0.6		mA	Max	$V_{IN} = 0.5\text{V}$
I_{OZH}	Output Leakage Current		50		μA	Max	$V_{OUT} = 2.7\text{V}$
I_{OZL}	Output Leakage Current		−50		μA	Max	$V_{OUT} = 0.5\text{V}$
I_{OS}	Output Short-Circuit Current	−60	−150		mA	Max	$V_{OUT} = 0\text{V}$
I_{IZZ}	Bus Drainage Test		500		μA	0.0V	$V_{OUT} = 5.25\text{V}$
I_{CCL}	Power Supply Current	40	61		mA	Max	$V_O = \text{LOW}$
I_{CCZ}	Power Supply Current	40	61		mA	Max	$V_O = \text{HIGH Z}$

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74F		54F		74F		Units	Fig. No.	
		$T_A = +25^\circ C$		$T_A, V_{CC} = MII$		$T_A, V_{CC} = Com$				
		Min	Typ	Max	Min	Max	Min	Max		
t_{PLH}	Propagation Delay D_n to \bar{O}_n	3.5		8.5	3.0	10.5	3.0	9.5		
t_{PHL}		2.5		6.5	2.0	7.5	2.0	7.0	ns	
t_{PLH}	Propagation Delay LE to \bar{O}_n	4.5		9.5	4.0	11.0	4.0	10.5		
t_{PHL}		3.0		7.0	2.5	7.5	2.5	7.0	ns	
t_{PZH}	Output Enable Time	2.0		7.5	2.0	9.5	2.0	9.0		
t_{PZL}		3.0		8.5	2.5	10.0	1.5	9.5		
t_{PHZ}	Output Disable Time	1.5		5.5	1.5	7.0	1.5	6.5		
t_{PLZ}		1.5		5.5	1.5	5.5	1.5	5.5	ns	

AC Operating Requirements: See Section 2 for Waveforms

Symbol	Parameter	74F		54F		74F		Units	Fig. No.		
		$T_A = +25^\circ C$		$T_A, V_{CC} = MII$		$T_A, V_{CC} = Com$					
		Min	Max	Min	Max	Min	Max				
$t_s(H)$	Setup Time, HIGH or LOW D_n to LE	2.0		2.0		2.0					
$t_s(L)$		2.0		2.0		2.0		ns	2-6		
$t_h(H)$	Hold Time, HIGH or LOW D_n to LE	3.0		3.0		3.0					
$t_h(L)$		3.0		3.0		3.0		ns	2-6		
$t_w(H)$	LE Pulse Width, HIGH	4.0		4.0		4.0		ns	2-4		