


## Enhanced transition-mode PFC controller

### Features

- Tracking boost function
- Fast “bidirectional” input voltage feedforward ( $1/V^2$  correction)
- Interface for cascaded converter's PWM controller
- Remote ON/OFF control
- Accurate adjustable output overvoltage protection
- Protection against feedback loop disconnection (latched shutdown)
- Inductor saturation protection
- Low ( $\leq 100 \mu\text{A}$ ) start-up current
- 6 mA max. operating bias current
- 1% (@  $T_J = 25^\circ\text{C}$ ) internal reference voltage
- -600/+800 mA totem pole gate driver with active pull-down during UVLO
- SO14 package




### Applications

PFC pre-regulators for:

- High-end AC-DC adapter/charger
- Desktop PC, server, Web server
- IEC61000-3-2 or JEITA-MITI compliant SMPS, in excess of 400 W

**Figure 1. Block diagram**



# Contents

- 1 Description . . . . . 6**
- 2 Maximum ratings . . . . . 7**
  - 2.1 Absolute maximum ratings . . . . . 7
  - 2.2 Thermal data . . . . . 7
- 3 Pin connection . . . . . 8**
- 4 Electrical characteristics . . . . . 11**
- 5 Typical electrical performance . . . . . 15**
- 6 Application information . . . . . 23**
  - 6.1 Overvoltage protection . . . . . 23
  - 6.2 Feedback failure protection (FFP) . . . . . 24
  - 6.3 Voltage feedforward . . . . . 24
  - 6.4 THD optimizer circuit . . . . . 27
  - 6.5 Tracking boost function . . . . . 28
  - 6.6 Inductor saturation detection . . . . . 30
  - 6.7 Power management/housekeeping functions . . . . . 31
- 7 Application examples and ideas . . . . . 35**
- 8 Package mechanical data . . . . . 39**
- 9 Ordering codes . . . . . 41**
- 10 Revision history . . . . . 42**

## List of table

Table 1.	Absolute maximum ratings . . . . .	7
Table 2.	Thermal data . . . . .	7
Table 3.	Pin description . . . . .	8
Table 4.	Electrical characteristics . . . . .	11
Table 5.	Summary of L6563S idle states . . . . .	34
Table 6.	SO14 mechanical data . . . . .	39
Table 7.	Ordering information . . . . .	41
Table 8.	Document revision history . . . . .	42

## List of figure

Figure 1.	Block diagram . . . . .	1
Figure 2.	Pin connection . . . . .	8
Figure 3.	Typical system block diagram. . . . .	10
Figure 4.	IC consumption vs VCC . . . . .	15
Figure 5.	IC consumption vs TJ . . . . .	15
Figure 6.	Vcc Zener voltage vs TJ . . . . .	15
Figure 7.	Start-up and UVLO vs TJ . . . . .	15
Figure 8.	Feedback reference vs TJ . . . . .	16
Figure 9.	E/A output clamp levels vs TJ. . . . .	16
Figure 10.	UVLO saturation vs TJ . . . . .	16
Figure 11.	OVP levels vs TJ . . . . .	16
Figure 12.	Inductor saturation threshold vs TJ. . . . .	17
Figure 13.	Vcs clamp vs TJ . . . . .	17
Figure 14.	ZCD sink/source capability vs TJ . . . . .	17
Figure 15.	ZCD clamp level vs TJ . . . . .	17
Figure 16.	TBO clamp vs TJ . . . . .	18
Figure 17.	VVFF - VTBO dropout vs TJ. . . . .	18
Figure 18.	IINV - ITBO current mismatch vs TJ. . . . .	18
Figure 19.	IINV - ITBO mismatch vs ITBO current. . . . .	18
Figure 20.	R discharge vs TJ. . . . .	19
Figure 21.	Line drop detection threshold vs TJ . . . . .	19
Figure 22.	VMULTpk - VVFF dropout vs TJ. . . . .	19
Figure 23.	PFC_OK threshold vs TJ . . . . .	19
Figure 24.	PFC_OK FFD threshold vs TJ . . . . .	20
Figure 25.	PWM_LATCH high saturation vs TJ. . . . .	20
Figure 26.	RUN threshold vs TJ. . . . .	20
Figure 27.	PWM_STOP low saturation vs TJ . . . . .	20
Figure 28.	Multiplier characteristics @ VFF = 1 V . . . . .	21
Figure 29.	Multiplier characteristics @ VFF = 3 V . . . . .	21
Figure 30.	Multiplier gain vs TJ . . . . .	21
Figure 31.	Gate drive clamp vs TJ. . . . .	21
Figure 32.	Gate drive output saturation vs TJ . . . . .	22
Figure 33.	Delay to output vs TJ . . . . .	22
Figure 34.	Start-up timer period vs TJ . . . . .	22
Figure 35.	Output voltage setting, OVP and FFP functions: internal block diagram . . . . .	23
Figure 36.	Voltage feedforward: squarer-divider (1/V2) block diagram and transfer characteristic . . . . .	25
Figure 37.	RFF·CFF as a function of 3rd harmonic distortion introduced in the input current . . . . .	26
Figure 38.	THD optimizer circuit . . . . .	27
Figure 39.	THD optimization: standard TM PFC controller (left side) and L6563S (right side) . . . . .	28
Figure 40.	Tracking boost block. . . . .	30
Figure 41.	Tracking output voltage vs Input voltage characteristic with TBO . . . . .	30
Figure 42.	Effect of boost inductor saturation on the MOSFET current and detection method . . . . .	31
Figure 43.	Interface circuits that let dc-dc converter's controller IC drive L6563S in burst mode . . . . .	32
Figure 44.	Interface circuits that let the L6563S switch on or off a PWM controller. . . . .	32
Figure 45.	Interface circuits for power up sequencing when dc-dc has the SS function . . . . .	33
Figure 46.	Interface circuits for actual power-up sequencing (master PFC) . . . . .	33
Figure 47.	Brownout protection (master PFC) . . . . .	34
Figure 48.	Demonstration board EVL6563S-100W, wide-range mains: electrical schematic . . . . .	35

---

Figure 49.	L6563S 100 W TM PFC demonstration board: compliance to EN61000-3-2 standard . . .	36
Figure 50.	L6563S 100 W TM PFC demonstration board: compliance to JEITA-MITI standard . . . . .	36
Figure 51.	L6563S 100 W TM PFC demonstration board: input current waveform @230-50 Hz - 100 W load .....	36
Figure 52.	L6563S 100W TM PFC demonstration board: input current waveform @100 V-50 Hz - 100 W load .....	36
Figure 53.	EVL6563S-250W TM PFC demonstration board: electrical schematic . . . . .	37
Figure 54.	EVL6563S-400W FOT PFC demonstration board: electrical schematic . . . . .	37
Figure 55.	EVL6563S-ZRC200W 200W PFC pre-regulator with ripple-free input current: electrical schematic .....	38
Figure 56.	Package dimensions. ....	40

# 1 Description

The L6563S is a current-mode PFC controller operating in transition mode (TM). Coming with the same pin-out as its predecessor L6563, it offers improved performance and additional functions.

The highly linear multiplier, along with a special correction circuit that reduces crossover distortion of the mains current, allows wide-range-mains operation with an extremely low THD even over a large load range.

The output voltage is controlled by means of a voltage-mode error amplifier and an accurate (1% @  $T_J = 25\text{ °C}$ ) internal voltage reference. Loop's stability is optimized by the voltage feedforward function ( $1/V^2$  correction), which in this IC uses a proprietary technique that considerably improves line transient response as well in case of mains both drops and surges ("bidirectional").

Additionally, the IC provides the option for tracking boost operation, i.e. the output voltage is changed tracking the mains voltage.

The device includes disable functions suitable for remote ON/OFF control both in systems where the PFC pre-regulator works as a master and in those where it works as a slave. In addition to an overvoltage protection able to keep the output voltage under control during transient conditions, the IC is provided also with a protection against feedback loop failures or erroneous settings. Other on-board protection functions allow that brownout conditions and boost inductor saturation can be safely handled.

An interface with the PWM controller of the DC-DC converter supplied by the PFC pre-regulator is provided: the purpose is to stop the operation of the converter in case of anomalous conditions for the PFC stage (feedback loop failure, boost inductor's core saturation, etc.) and to disable the PFC stage in case of light load for the DC-DC converter, so as to make it easier to comply with energy saving norms (Blue Angel, EnergyStar, Energy2000, etc.).

The totem-pole output stage, capable of 600 mA source and 800 mA sink current, is suitable for big MOSFET or IGBT drive. This, combined with the other features and the possibility to operate with ST's proprietary Fixed-Off-Time control, makes the device an excellent solution for SMPS up to 400 W that need to be compliant with EN61000-3-2 and JEITA-MITI standards.

## 2 Maximum ratings

### 2.1 Absolute maximum ratings

**Table 1. Absolute maximum ratings**

Symbol	Pin	Parameter	Value	Unit
V <sub>CC</sub>	14	IC supply voltage (I <sub>CC</sub> = 20 mA)	self-limited	V
---	1, 3, 7	Max. pin voltage (I <sub>pin</sub> = 1 mA)	Self-limited	V
---	2, 4 to 6, 8, 10	Analog inputs and outputs	-0.3 to 8	V
V <sub>PWM_STOP</sub>	9	Analog output	-0.3 to V <sub>CC</sub>	V
I <sub>PWM_STOP</sub>	9	Max. sink current	3	mA
I <sub>ZCD</sub>	11	Zero current detector max. current	-10 (source) 10 (sink)	mA
VFF pin	5	Maximum withstanding voltage range	+/- 1250	V
Other pins	1 to 4 6 to 14	test condition: CDF-AEC-Q100-002 "human body model" Acceptance criteria: "normal performance"	+/- 2000	V


### 2.2 Thermal data

**Table 2. Thermal data**

Symbol	Parameter	Value	Unit
R <sub>thJA</sub>	Max. thermal resistance, junction-to-ambient	120	°C/W
P <sub>tot</sub>	Power dissipation @T <sub>A</sub> = 50 °C	0.75	W
T <sub>J</sub>	Junction temperature operating range	-40 to 150	°C
T <sub>stg</sub>	Storage temperature	-55 to 150	°C

### 3 Pin connection

Figure 2. Pin connection



AM02275v1

Table 3. Pin description


n°	Name	Function
1	INV	Inverting input of the error amplifier. The information on the output voltage of the PFC pre-regulator is fed into the pin through a resistor divider. The pin normally features high impedance but, if the tracking boost function is used, an internal current generator programmed by TBO (pin 6) is activated. It sinks current from the pin to change the output voltage so that it tracks the mains voltage.
2	COMP	Output of the error amplifier. A compensation network is placed between this pin and INV (pin 1) to achieve stability of the voltage control loop and ensure high power factor and low THD. To avoid uncontrolled rise of the output voltage at zero load, when the voltage on the pin falls below 2.4 V the gate driver output will be inhibited (burst-mode operation).
3	MULT	Mains input to the multiplier. This pin is connected to the rectified mains voltage via a resistor divider and provides the sinusoidal reference to the current loop. The voltage on this pin is used also to derive the information on the RMS mains voltage.
4	CS	Input to the PWM comparator. The current flowing in the MOSFET is sensed through a resistor, the resulting voltage is applied to this pin and compared with an internal reference to determine MOSFET's turn-off. A second comparison level at 1.7 V detects abnormal currents (e.g. due to boost inductor saturation) and, on this occurrence, activates a safety procedure that temporarily stops the converter and limits the stress of the power components.
5	VFF	Second input to the multiplier for $1/V^2$ function. A capacitor and a parallel resistor must be connected from the pin to GND. They complete the internal peak-holding circuit that derives the information on the RMS mains voltage. The voltage at this pin, a dc level equal to the peak voltage on pin MULT (3), compensates the control loop gain dependence on the mains voltage. Never connect the pin directly to GND but with a resistor ranging from 100 kΩ (minimum) to 2 MΩ (maximum).
6	TBO	Tracking boost function. This pin provides a buffered VFF voltage. A resistor connected between this pin and GND defines a current that is sunk from pin INV (#1). In this way, the output voltage is changed proportionally to the mains voltage (tracking boost). If this function is not used leave this pin open.



Table 3. Pin description (continued)

n°	Name	Function
7	PFC_OK	PFC pre-regulator output voltage monitoring/disable function. This pin senses the output voltage of the PFC pre-regulator through a resistor divider and is used for protection purposes. If the voltage on the pin exceeds 2.5 V the IC stops switching and restarts as the voltage on the pin falls below 2.4 V. However, if at the same time the voltage of the INV pin falls below 1.66V, a feedback failure is assumed. In this case the device is latched off and the pin PWM_LATCH (#8) is asserted high. Normal operation can be resumed only by cycling Vcc bringing its value lower than 6V before to move up the Turn on threshold. If the voltage on this pin is brought below 0.23 V the IC is shut down. To restart the IC the voltage on the pin must go above 0.27 V. This can be used as a remote on/off control input.
8	PWM_LATCH	Output pin for fault signaling. During normal operation this pin features high impedance. If a feedback failure is detected (PFC_OK > 2.5 V and INV < 1.66V) the pin is asserted high. Normally, this pin is used to stop the operation of the dc-dc converter supplied by the PFC pre-regulator by invoking a latched disable of its PWM controller. If not used, the pin will be left floating.
9	PWM_STOP	Output pin for fault signaling. During normal operation this pin features high impedance. If the IC is disabled by a voltage below 0.8 V on pin RUN (#10) the voltage on the pin is pulled to ground. Normally, this pin is used to temporarily stop the operation of the dc-dc converter supplied by the PFC pre-regulator by disabling its PWM controller. A typical usage of this function is brownout protection in systems where the PFC pre-regulator is the master stage. If not used, the pin will be left floating.
10	RUN	Remote ON/OFF control. A voltage below 0.8V shuts down (not latched) the IC and brings its consumption to a considerably lower level. PWM_STOP is asserted low. The IC restarts as the voltage at the pin goes above 0.88 V. Connect this pin to pin VFF (#5) either directly or through a resistor divider to use this function as brownout (AC mains undervoltage) protection.
11	ZCD	Boost inductor's demagnetization sensing input for transition-mode operation. A negative-going edge triggers MOSFET's turn-on.
12	GND	Ground. Current return for both the signal part of the IC and the gate driver.
13	GD	Gate driver output. The totem pole output stage is able to drive power MOSFET's and IGBT's with a peak current of 600 mA source and 800 mA sink. The high-level voltage of this pin is clamped at about 12 V to avoid excessive gate voltages.
14	Vcc	Supply voltage of both the signal part of the IC and the gate driver. Sometimes a small bypass capacitor (0.1 µF typ.) to GND might be useful to get a clean bias voltage for the signal part of the IC.

Figure 3. Typical system block diagram



## 4 Electrical characteristics

$T_J = -25$  to  $125$  °C,  $V_{CC} = 12$  V,  $C_O = 1$  nF between pin GD and GND,  $C_{FF} = 1$  μF and  $R_{FF} = 1$  MΩ between pin VFF and GND; unless otherwise specified.

**Table 4. Electrical characteristics**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
<b>Supply voltage</b>						
V <sub>CC</sub>	Operating range	After turn-on	10.3		22.5	V
V <sub>CCOn</sub>	Turn-on threshold	(1)	11	12	13	V
V <sub>CCOff</sub>	Turn-off threshold	(1)	8.7	9.5	10.3	V
V <sub>CCrestart</sub>	V <sub>CC</sub> for resuming from latch	OVP latched	5	6	7	V
Hys	Hysteresis		2.3		2.7	V
V <sub>Z</sub>	Zener voltage	I <sub>CC</sub> = 20 mA	22.5	25	28	V
<b>Supply current</b>						
I <sub>start-up</sub>	Start-up current	Before turn-on, V <sub>CC</sub> = 10 V		90	150	μA
I <sub>q</sub>	Quiescent current	After turn-on, V <sub>MULT</sub> = 1 V		4	5	mA
I <sub>CC</sub>	Operating supply current	@ 70 kHz		5	6.0	mA
I <sub>qdis</sub>	Idle state quiescent current	V <sub>PFC_OK</sub> > V <sub>PFC_OK_S</sub> AND V <sub>INV</sub> < V <sub>PFC_OK</sub> - V <sub>FFD</sub>		180	280	μA
		V <sub>PFC_OK</sub> < V <sub>PFC_OK_D</sub> OR V <sub>RUN</sub> < V <sub>DIS</sub>		1.5	2.2	mA
I <sub>q</sub>	Quiescent current	V <sub>PFC_OK</sub> > V <sub>PFC_OK_S</sub> OR V <sub>COMP</sub> < 2.3 V		2.2	3	mA
<b>Multiplier input</b>						
I <sub>MULT</sub>	Input bias current	V <sub>MULT</sub> = 0 to 3 V		-0.2	-1	μA
V <sub>MULT</sub>	Linear operation range		0 to 3			V
V <sub>CLAMP</sub>	Internal clamp level	I <sub>MULT</sub> = 1 mA	9	9.5		V
$\frac{\Delta V_{CS}}{\Delta V_{MULT}}$	Output max. slope	V <sub>MULT</sub> = 0 to 0.4 V, V <sub>VFF</sub> = 0.8 V V <sub>COMP</sub> = Upper clamp	2.2	2.34		V/V
K <sub>M</sub>	Gain <sup>(2)</sup>	V <sub>MULT</sub> = 1 V, V <sub>COMP</sub> = 4 V	0.375	0.45	0.525	1/V
<b>Error amplifier</b>						
V <sub>INV</sub>	Voltage feedback input threshold	T <sub>J</sub> = 25 °C	2.475	2.5	2.525	V
		10.3 V < V <sub>CC</sub> < 22.5 V <sup>(3)</sup>	2.455		2.545	
	Line regulation	V <sub>CC</sub> = 10.3 V to 22.5 V		2	5	mV
I <sub>INV</sub>	Input bias current	TBO open, V <sub>INV</sub> = 0 to 4 V		-0.2	-1	μA
V <sub>INVCLAMP</sub>	Internal clamp level	I <sub>INV</sub> = 1 mA	8	9		V

Table 4. Electrical characteristics (continued)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
Gv	Voltage gain	Open loop	60	80		dB
GB	Gain-bandwidth product			1		MHz
I <sub>COMP</sub>	Source current	V <sub>COMP</sub> = 4 V, V <sub>INV</sub> = 2.4 V	2	4		mA
	Sink current	V <sub>COMP</sub> = 4 V, V <sub>INV</sub> = 2.6 V	2.5	4.5		mA
V <sub>COMP</sub>	Upper clamp voltage	I <sub>SOURCE</sub> = 0.5 mA	5.7	6.2	6.7	V
	Burst-mode voltage	(3)	2.3	2.4	2.5	
	Lower clamp voltage	I <sub>SINK</sub> = 0.5 mA (3)	2.1	2.25	2.4	
<b>Current sense comparator</b>						
I <sub>CS</sub>	Input bias current	V <sub>CS</sub> = 0			1	μA
t <sub>LEB</sub>	Leading edge blanking		100	150	250	ns
td <sub>(H-L)</sub>	Delay to output		100	200	300	ns
V <sub>CSclamp</sub>	Current sense reference clamp	V <sub>COMP</sub> = Upper clamp, V <sub>MULT</sub> = 1 V, V <sub>VFF</sub> = 1 V	1.0	1.08	1.16	V
V <sub>CSofst</sub>	Current sense offset	V <sub>MULT</sub> = 0, V <sub>VFF</sub> = 3 V		40	70	mV
		V <sub>MULT</sub> = 3 V, V <sub>VFF</sub> = 3 V		20		
<b>Boost inductor saturation detector</b>						
V <sub>CS_th</sub>	Threshold on current sense	(3)	1.6	1.7	1.8	V
I <sub>INV</sub>	E/A input pull-up current	After V <sub>CS</sub> > V <sub>CS_th</sub> , before restarting	5	10	13	μA
<b>PFC_OK functions</b>						
I <sub>PFC_OK</sub>	Input bias current	V <sub>PFC_OK</sub> = 0 to 2.6 V		-0.1	-1	μA
V <sub>PFC_OK_C</sub>	Clamp voltage	I <sub>PFC_OK</sub> = 1 mA	9	9.5		V
V <sub>PFC_OK_S</sub>	OVP threshold	(1) voltage rising	2.435	2.5	2.565	V
V <sub>PFC_OK_R</sub>	Restart threshold after OVP	(1) voltage falling	2.34	2.4	2.46	V
V <sub>PFC_OK_D</sub>	Disable threshold	(1) voltage falling	0.12		0.35	V
V <sub>PFC_OK_D</sub>	Disable threshold	(1) voltage falling T <sub>J</sub> = 25 °C	0.17	0.23	0.29	V
V <sub>PFC_OK_E</sub>	Enable threshold	(1) voltage rising	0.15		0.38	V
V <sub>PFC_OK_E</sub>	Enable threshold	(1) voltage rising T <sub>J</sub> = 25 °C	0.21	0.27	0.32	V
V <sub>FFD</sub>	Feedback failure detection threshold (V <sub>INV</sub> falling)	V <sub>PFC_OK</sub> > V <sub>PFC_OK_S</sub>	1.61	1.66	1.71	mV
<b>Zero current detector</b>						
V <sub>ZCDH</sub>	Upper clamp voltage	I <sub>ZCD</sub> = 2.5 mA	5.0	5.7		V
V <sub>ZCDL</sub>	Lower clamp voltage	I <sub>ZCD</sub> = - 2.5 mA	-0.3	0	0.3	V
V <sub>ZCDA</sub>	Arming voltage (positive-going edge)		1.1	1.4	1.9	V

Table 4. Electrical characteristics (continued)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$V_{ZCDT}$	Triggering voltage (negative-going edge)		0.5	0.7	0.9	V
$I_{ZCDB}$	Input bias current	$V_{ZCD} = 1$ to 4.5 V			1	$\mu$ A
$I_{ZCDsrc}$	Source current capability		-2.5	-4		mA
$I_{ZCDsnk}$	Sink current capability		2.5	5		mA
<b>Tracking boost function</b>						
$\Delta V$	Dropout voltage $V_{VFF} - V_{TBO}$	$I_{TBO} = 0.2$ mA	-20		20	mV
$I_{TBO}$	Linear operation		0		0.2	mA
	$I_{INV} - I_{TBO}$ current mismatch	$I_{TBO} = 25$ $\mu$ A to 0.2mA	-5.5		+1.0	%
	$I_{INV} - I_{TBO}$ current mismatch	$I_{TBO} = 25$ $\mu$ A to 0.2mA $T_J = 25$ °C	-4.0		+0	%
$V_{TBOclamp}$	Clamp voltage	<sup>(3)</sup> $V_{VFF} = 4$ V	2.9	3	3.1	V
$I_{TBO\_Pull}$	Pull-up current	$V_{TBO} = 1$ V $V_{FF} = V_{MULT} = 0$ V			2	$\mu$ A
<b>PWM_STOP</b>						
$I_{leak}$	High level leakage current	$V_{PWM\_STOP} = V_{CC}$			1	$\mu$ A
$V_L$	Low level	$I_{PWM\_STOP} = 0.5$ mA			1	V
<b>RUN function</b>						
$I_{RUN}$	Input bias current	$V_{RUN} = 0$ to 3 V			-1	$\mu$ A
$V_{DIS}$	Disable threshold	<sup>(3)</sup> voltage falling	0.745	0.8	0.855	V
$V_{EN}$	Enable threshold	<sup>(3)</sup> voltage rising	0.845	0.88	0.915	V
<b>Start-up timer</b>						
$t_{START\_DEL}$	Start-up delay	First cycle after wake-up	25	50	75	$\mu$ s
$t_{START}$	Timer period		75	150	300	$\mu$ s
		Restart after $V_{CS} > V_{CS\_th}$	150	300	600	
<b>Voltage feedforward</b>						
$V_{VFF}$	Linear operation range		0.8		3	V
$\Delta V$	Dropout $V_{MULTpk} - V_{VFF}$	$V_{CC} < V_{CCOn}$			800	mV
		$V_{CC} > \text{or} = V_{CCOn}$			20	
$\Delta V_{VFF}$	Line drop detection threshold	Below peak value	40	70	100	mV
$\Delta V_{VFF}$	Line drop detection threshold	Below peak value $T_J = 25$ °C	50	70	90	mV
$R_{DISCH}$	Internal discharge resistor	$T_J = 25$ °C	7.5	10	12.5	k $\Omega$
			5		20	

**Table 4. Electrical characteristics (continued)**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
V <sub>VFF</sub>	Linear operation range		0.8		3	V
<b>PWM_LATCH</b>						
I <sub>leak</sub>	Low level leakage current	V <sub>PWM_LATCH</sub> = 0			-1	μA
V <sub>H</sub>	High level	I <sub>PWM_LATCH</sub> = -0.5 mA	4.5			V
V <sub>H</sub>	High level	I <sub>PWM_LATCH</sub> = -0.25 mA V <sub>CC</sub> = V <sub>CCOff</sub>	2.5			V
V <sub>H</sub>	High level	I <sub>PWM_LATCH</sub> = -0.25 mA V <sub>CC</sub> = V <sub>CCOff</sub> T <sub>J</sub> = 25 °C	2.8			V
<b>Gate driver</b>						
V <sub>OL</sub>	Output low voltage	I <sub>sink</sub> = 100 mA		0.6	1.2	V
V <sub>OH</sub>	Output high voltage	I <sub>source</sub> = 5 mA	9.8	10.3		V
I <sub>srcpk</sub>	Peak source current		-0.6			A
I <sub>snkpk</sub>	Peak sink current		0.8			A
t <sub>f</sub>	Voltage fall time			30	60	ns
t <sub>r</sub>	Voltage rise time			45	110	ns
V <sub>Oclamp</sub>	Output clamp voltage	I <sub>source</sub> = 5 mA; V <sub>CC</sub> = 20 V	10	12	15	V
	UVLO saturation	V <sub>CC</sub> = 0 to V <sub>CCOn</sub> , I <sub>sink</sub> = 2 mA			1.1	V

- Parameters tracking each other
- The multiplier output is given by:

$$V_{CS} = V_{CS\_Ofst} + K_M \cdot \frac{V_{MULT} \cdot (V_{COMP} - 2.5)}{V_{VFF}^2}$$

- Parameters tracking each other

# 5 Typical electrical performance

Figure 4. IC consumption vs  $V_{CC}$




Figure 5. IC consumption vs  $T_J$




Figure 6.  $V_{CC}$  Zener voltage vs  $T_J$




Figure 7. Start-up and UVLO vs  $T_J$




Figure 8. Feedback reference vs  $T_J$




Figure 9. E/A output clamp levels vs  $T_J$




Figure 10. UVLO saturation vs  $T_J$




Figure 11. OVP levels vs  $T_J$






Figure 12. Inductor saturation threshold vs  $T_J$  Figure 13.  $V_{CS}$  clamp vs  $T_J$




Figure 14. ZCD sink/source capability vs  $T_J$  Figure 15. ZCD clamp level vs  $T_J$




Figure 16. TBO clamp vs  $T_J$




Figure 17.  $V_{VFF} - V_{TBO}$  dropout vs  $T_J$




Figure 18.  $I_{INV} - I_{TBO}$  current mismatch vs  $T_J$




Figure 19.  $I_{INV} - I_{TBO}$  mismatch vs  $I_{TBO}$  current




Figure 20. R discharge vs T<sub>J</sub>




Figure 21. Line drop detection threshold vs T<sub>J</sub>




Figure 22. V<sub>MULTpk</sub> - V<sub>VFF</sub> dropout vs T<sub>J</sub>




Figure 23. PFC\_OK threshold vs T<sub>J</sub>




Figure 24. PFC\_OK FFD threshold vs  $T_J$




Figure 25. PWM\_LATCH high saturation vs  $T_J$




Figure 26. RUN threshold vs  $T_J$




Figure 27. PWM\_STOP low saturation vs  $T_J$




Figure 28. Multiplier characteristics  
@  $V_{FF} = 1\text{ V}$




Figure 29. Multiplier characteristics  
@  $V_{FF} = 3\text{ V}$




Figure 30. Multiplier gain vs  $T_J$




Figure 31. Gate drive clamp vs  $T_J$




Figure 32. Gate drive output saturation vs  $T_J$       Figure 33. Delay to output vs  $T_J$





Figure 34. Start-up timer period vs  $T_J$



## 6 Application information


### 6.1 Overvoltage protection

Normally, the voltage control loop keeps the output voltage  $V_o$  of the PFC pre-regulator close to its nominal value, set by the ratio of the resistors R1 and R2 of the output divider. A pin of the device (PFC\_OK) has been dedicated to monitor the output voltage with a separate resistor divider (R3 high, R4 low, see [Figure 35](#)). This divider is selected so that the voltage at the pin reaches 2.5 V if the output voltage exceeds a preset value, usually larger than the maximum  $V_o$  that can be expected.

Example:  $V_o = 400$  V,  $V_{OX} = 434$  V. Select:  $R3 = 8.8$  M $\Omega$ ; then:  $R4 = 8.8$  M $\Omega \cdot 2.5 / (434 - 2.5) = 51$  k $\Omega$ .

When this function is triggered, the gate drive activity is immediately stopped until the voltage on the pin PFC\_OK drops below 2.4 V. Notice that R1, R2, R3 and R4 can be selected without any constraints. The unique criterion is that both dividers have to sink a current from the output bus which needs to be significantly higher than the bias current of both INV and PFC\_OK pins.

**Figure 35. Output voltage setting, OVP and FFP functions: internal block diagram**



## 6.2 Feedback failure protection (FFP)

The OVP function above described handles “normal” over voltage conditions, i.e. those resulting from an abrupt load/line change or occurring at start-up. In case the overvoltage is generated by a feedback disconnection, for instance when the upper resistor of the output divider (R1) fails open, an additional comparator detects the voltage at pin INV. If the voltage is lower than 1.66 V and the OVP is active, the FFP is triggered, the gate drive activity is immediately stopped, the device is shut down, its quiescent consumption is reduced below 180  $\mu$ A and the condition is latched as long as the supply voltage of the IC is above the UVLO threshold. At the same time the pin PWM\_LATCH is asserted high. PWM\_LATCH is an open source output able to deliver 2.8 V minimum with 0.25 mA load, intended for tripping a latched shutdown function of the PWM controller IC in the cascaded dc-dc converter, so that the entire unit is latched off. To restart the system it is necessary to recycle the input power, so that the Vcc voltage of both the L6563S goes below 6V and that one of the PWM controller goes below its UVLO threshold.

The pin PFC\_OK doubles its function as a not-latched IC disable: a voltage below 0.23V will shut down the IC, reducing its consumption below 2 mA. In this case both PWM\_STOP and PWM\_LATCH keep their high impedance status. To restart the IC simply let the voltage at the pin go above 0.27 V.

Note that these functions offer a complete protection against not only feedback loop failures or erroneous settings, but also against a failure of the protection itself. Either resistor of the PFC\_OK divider failing short or open or a PFC\_OK pin floating will result in shutting down the IC and stopping the pre-regulator.


## 6.3 Voltage feedforward

The power stage gain of PFC pre-regulators varies with the square of the RMS input voltage. So does the crossover frequency  $f_c$  of the overall open-loop gain because the gain has a single pole characteristic. This leads to large trade-offs in the design.

For example, setting the gain of the error amplifier to get  $f_c = 20 \text{ Hz @ } 264 \text{ Vac}$  means having  $f_c = 4 \text{ Hz @ } 88 \text{ Vac}$ , resulting in a sluggish control dynamics. Additionally, the slow control loop causes large transient current flow during rapid line or load changes that are limited by the dynamics of the multiplier output. This limit is considered when selecting the sense resistor to let the full load power pass under minimum line voltage conditions, with some margin. But a fixed current limit allows excessive power input at high line, whereas a fixed power limit requires the current limit to vary inversely with the line voltage.

Voltage Feedforward can compensate for the gain variation with the line voltage and allow minimizing all of the above-mentioned issues. It consists of deriving a voltage proportional to the input RMS voltage, feeding this voltage into a squarer/divider circuit ( $1/\sqrt{2}$  corrector) and providing the resulting signal to the multiplier that generates the current reference for the inner current control loop (see [Figure 36](#)).



Figure 36. Voltage feedforward: squarer-divider ( $1/V^2$ ) block diagram and transfer characteristic

In this way a change of the line voltage will cause an inversely proportional change of the half sine amplitude at the output of the multiplier (if the line voltage doubles the amplitude of the multiplier output will be halved and vice versa) so that the current reference is adapted to the new operating conditions with (ideally) no need for invoking the slow dynamics of the error amplifier. Additionally, the loop gain will be constant throughout the input voltage range, which improves significantly dynamic behavior at low line and simplifies loop design.

Actually, deriving a voltage proportional to the RMS line voltage implies a form of integration, which has its own time constant. If it is too small the voltage generated will be affected by a considerable amount of ripple at twice the mains frequency that will cause distortion of the current reference (resulting in high THD and poor PF); if it is too large there will be a considerable delay in setting the right amount of feedforward, resulting in excessive overshoot and undershoot of the pre-regulator's output voltage in response to large line voltage changes. Clearly a trade-off was required.

The L6563S realizes a NEW voltage feed forward that, with a technique that makes use of just two external parts, strongly minimizes this time constant trade-off issue whichever voltage change occurs on the mains, both surges and drops. A capacitor  $C_{FF}$  and a resistor  $R_{FF}$ , both connected from the pin VFF (#5) to ground, complete an internal peak-holding circuit that provides a DC voltage equal to the peak of the rectified sine wave applied on pin MULT (#3). In this way, in case of sudden line voltage rise,  $C_{FF}$  will be rapidly charged through the low impedance of the internal diode; in case of line voltage drop, an internal "mains drop" detector enables a low impedance switch which suddenly discharges  $C_{FF}$  avoiding long settling time before reaching the new voltage level. The discharge of  $C_{FF}$  is stopped as its voltage equals the voltage on pin MULT or if the voltage on pin RUN (in case it is connected to VFF) falls below 0.88 V, to prevent the "Brownout protection" function from being improperly activated (see "[Section 6.7 on page 31](#)").

As a result of the VFF pin functionality, an acceptably low steady-state ripple and low current distortion can be achieved with a limited undershoot or overshoot on the pre-regulator's output.

The twice-mains-frequency ( $2 \cdot f_L$ ) ripple appearing across  $C_{FF}$  is triangular with a peak-to-peak amplitude that, with good approximation, is given by:

$$\Delta V_{FF} = \frac{2V_{MULTpk}}{1 + 4f_L R_{FF} C_{FF}}$$

where  $f_L$  is the line frequency. The amount of 3rd harmonic distortion introduced by this ripple, related to the amplitude of its  $2 \cdot f_L$  component, will be:


$$D_3 \% = \frac{100}{2\pi f_L R_{FF} C_{FF}}$$

Figure 37 shows a diagram that helps choose the time constant  $R_{FF} \cdot C_{FF}$  based on the amount of maximum desired 3rd harmonic distortion. Note that there is a minimum value for the time constant  $R_{FF} \cdot C_{FF}$  below which improper activation of the VFF fast discharge may occur. In fact, the twice-mains-frequency ripple across  $C_{FF}$  under steady state conditions must be lower than the minimum line drop detection threshold ( $V_{VFF\_min} = 40 \text{ mV}$ ). Therefore:

$$R_{FF} \cdot C_{FF} > \frac{2 \frac{V_{MULTpk\_max}}{\Delta V_{VFF\_min}} - 1}{4 f_{L\_min}}$$

Always connect  $R_{FF}$  and  $C_{FF}$  to the pin, the IC will not work properly if the pin is either left floating or connected directly to ground.

**Figure 37.  $R_{FF} \cdot C_{FF}$  as a function of 3rd harmonic distortion introduced in the input current**



## 6.4 THD optimizer circuit

The L6563S is provided with a special circuit that reduces the conduction dead-angle occurring to the AC input current near the zero-crossings of the line voltage (crossover distortion). In this way the THD (total harmonic distortion) of the current is considerably reduced.

A major cause of this distortion is the inability of the system to transfer energy effectively when the instantaneous line voltage is very low. This effect is magnified by the high-frequency filter capacitor placed after the bridge rectifier, which retains some residual voltage that causes the diodes of the bridge rectifier to be reverse-biased and the input current flow to temporarily stop.

To overcome this issue the device forces the PFC pre-regulator to process more energy near the line voltage zero-crossings as compared to that commanded by the control loop. This will result in both minimizing the time interval where energy transfer is lacking and fully discharging the high-frequency filter capacitor after the bridge.

Figure 38 shows the internal block diagram of the THD optimizer circuit.

Figure 38. THD optimizer circuit





Figure 39. THD optimization: standard TM PFC controller (left side) and L6563S (right side)



Essentially, the circuit artificially increases the ON-time of the power switch with a positive offset added to the output of the multiplier in the proximity of the line voltage zero-crossings. This offset is reduced as the instantaneous line voltage increases, so that it becomes negligible as the line voltage moves toward the top of the sinusoid. Furthermore the offset is modulated by the voltage on the VFF pin (see “Voltage Feedforward” section) so as to have little offset at low line, where energy transfer at zero crossings is typically quite good, and a larger offset at high line where the energy transfer gets worse.

The effect of the circuit is shown in [Figure 39](#), where the key waveforms of a standard TM PFC controller are compared to those of this chip.

To take maximum benefit from the THD optimizer circuit, the high-frequency filter capacitor after the bridge rectifier should be minimized, compatibly with EMI filtering needs. A large capacitance, in fact, introduces a conduction dead-angle of the AC input current in itself - even with an ideal energy transfer by the PFC pre-regulator - thus reducing the effectiveness of the optimizer circuit.

## 6.5 Tracking boost function

In some applications it may be advantageous to regulate the output voltage of the PFC pre-regulator so that it tracks the RMS input voltage rather than at a fixed value like in conventional boost pre-regulators. This is commonly referred to as “tracking boost” or “follower boost” approach.

With the L6563S this can be realized by connecting a resistor ( $R_T$ ) between the TBO pin and ground. The TBO pin presents a DC level equal to the peak of the MULT pin voltage and is then representative of the mains RMS voltage. The resistor defines a current, equal to

$V(TBO)/R_T$ , that is internally 1:1 mirrored and sunk from pin INV (#1) input of the L6563S's error amplifier. In this way, when the mains voltage increases the voltage at TBO pin will increase as well and so will do the current flowing through the resistor connected between TBO and GND. Then a larger current will be sunk by INV pin and the output voltage of the PFC pre-regulator will be forced to get higher. Obviously, the output voltage will move in the opposite direction if the input voltage decreases.

To avoid undesired output voltage rise should the mains voltage exceed the maximum specified value, the voltage at the TBO pin is clamped at 3V. By properly selecting the multiplier bias it is possible to set the maximum input voltage above which input-to-output tracking ends and the output voltage becomes constant. If this function is not used, leave the pin open: the device will regulate a fixed output voltage.

Starting from the following data:

- $V_{in1}$  = minimum specified input RMS voltage;
- $V_{in2}$  = maximum specified input RMS voltage;
- $V_{o1}$  = regulated output voltage @  $V_{in} = V_{in1}$ ;
- $V_{o2}$  = regulated output voltage @  $V_{in} = V_{in2}$ ;
- $V_{ox}$  = absolute maximum limit for the regulated output voltage;

to set the output voltage at the desired values use the following design procedure:

1. Determine the input RMS voltage  $V_{inclamp}$  that produces  $V_o = V_{ox}$ :

$$V_{inclamp} = \frac{V_{ox} - V_{o1}}{V_{o2} - V_{o1}} \cdot V_{in2} - \frac{V_{ox} - V_{o2}}{V_{o2} - V_{o1}} \cdot V_{in1}$$

and choose a value  $V_{inx}$  such that  $V_{in2} \leq V_{inx} < V_{inclamp}$ . This will result in a limitation of the output voltage range below  $V_{ox}$  (it will equal  $V_{ox}$  if one chooses  $V_{inx} = V_{inclamp}$ )

2. Determine the divider ratio of the MULT pin (#3) bias:

$$k = \frac{3}{\sqrt{2} \cdot V_{inx}}$$

and check that at minimum mains voltage  $V_{in1}$  the peak voltage on pin 3 is greater than 0.65 V.

3. Determine  $R_1$ , the upper resistor of the output divider, for instance 3 M $\Omega$ .
4. Calculate the lower resistor  $R_2$  of the output divider and the adjustment resistor  $R_T$ :

$$\begin{cases} R_2 = 2.5 \cdot R_1 \cdot \frac{V_{in2} - V_{in1}}{(V_{o1} - 2.5) \cdot V_{in2} - (V_{o2} - 2.5) \cdot V_{in1}} \\ R_T = \sqrt{2} \cdot k \cdot R_1 \cdot \frac{V_{in2} - V_{in1}}{V_{o2} - V_{o1}} \end{cases}$$

5. Check that the maximum current sourced by the TBO pin (#6) does not exceed the maximum specified (0.2 mA):

$$I_{TBOmax} = \frac{3}{R_T} \leq 0.2 \cdot 10^{-3}$$


Figure 40 shows the internal block diagram of the tracking boost function.



occasionally slightly saturate when the PFC stage is restarted because of a larger load demand. This happens when the restart occurs at an unfavorable line voltage phase, i.e. when the output voltage is significantly below the rectified peak voltage. As a result, in the boost inductor the inrush current coming from the bridge rectifier adds up to the switched current and, furthermore, there is little or no voltage available for demagnetization.

To cope with a saturated inductor, the L6563S is provided with a second comparator on the current sense pin (CS, pin 4) that stops the IC if the voltage, normally limited within 1.1 V, exceeds 1.7 V. After that, the IC will be attempted to restart by the internal starter circuitry; the starter repetition time is twice the nominal value to guarantee lower stress for the inductor and boost diode. Hence, the system safety will be considerably increased.

**Figure 42. Effect of boost inductor saturation on the MOSFET current and detection method**




## 6.7 Power management/housekeeping functions

A special feature of this IC is that it facilitates the implementation of the “housekeeping” circuitry needed to co-ordinate the operation of the PFC stage to that of the cascaded DC-DC converter. The functions realized by the housekeeping circuitry ensure that transient conditions like power-up or power down sequencing or failures of either power stage be properly handled.

This device provides some pins to do that. One communication line between the IC and the PWM controller of the cascaded dc-dc converter is the pin PWM\_LATCH ([Figure 44b](#)), which is normally open (high impedance) when the PFC works properly, and goes high if it loses control of the output voltage (because of a feedback loop disconnection) with the aim of latching off the PWM controller of the cascaded dc-dc converter as well (see “Feedback failure protection” section for more details).


A second communication line can be established via the disable function included in the PFC\_OK pin (see “Feedback failure protection” section for more details). Typically this line is used to allow the PWM controller of the cascaded dc-dc converter to drive in burst mode operation the L6563S in case of light load and to minimize the no-load input consumption. Interface circuits like those are shown in [Figure 43](#).

**Figure 43. Interface circuits that let dc-dc converter's controller IC drive L6563S in burst mode**



The third communication line is the pin PWM\_STOP (#9), which works in conjunction with the pin RUN (#10). The purpose of the PWM\_STOP pin is to inhibit the PWM activity of both the PFC stage and the cascaded dc-dc converter. The pin is an open collector, normally open, that goes low if the device is disabled by a voltage lower than 0.8 V on the RUN pin. The pin goes again open if the voltage on pin RUN exceeds 0.88V. It is important to point out that this function works correctly in systems where the PFC stage is the master and the cascaded dc-dc converter is the slave or, in other words, where the PFC stage starts first, powers both controllers and enables/disables the operation of the dc-dc stage. The pin RUN can be used to start and stop the main converter. In the simplest case, to enable/disable the PWM controller the pin PWM\_STOP can be connected to the output of the error amplifier (Figure 44a).


**Figure 44. Interface circuits that let the L6563S switch on or off a PWM controller**



If the chip is provided with a soft-start pin, it is possible to delay the start-up of the dc-dc stage with respect to that of the PFC stage, which is often desired, as described in Figure 45. An underlying assumption in order for that to work properly is that the UVLO thresholds of the PWM controller are certainly higher than those of the L6563S.




**Figure 45. Interface circuits for power up sequencing when dc-dc has the SS function**



If this is not the case or it is not possible to achieve a start-up delay long enough (because this prevents the dc-dc stage from starting up correctly) or, simply, the PWM controller is devoid of soft start, the arrangement of [Figure 46](#) lets the dc-dc converter start-up when the voltage generated by the PFC stage reaches a preset value. The technique relies on the UVLO thresholds of the PWM controller.

**Figure 46. Interface circuits for actual power-up sequencing (master PFC)**




Another possible use of the RUN and PWM\_STOP pins (again, in systems where the PFC stage is the master) is the brownout protection, thanks to the hysteresis provided.

The brownout protection is basically a not-latched device shutdown function that is activated when a condition of mains undervoltage is detected. This condition may cause overheating of the primary power section due to an excess of RMS current. Brownout can also cause the PFC pre-regulator to work open loop and this could be dangerous to the PFC stage itself and the downstream converter, should the input voltage return abruptly to its rated value. Another problem is the spurious restarts that may occur during converter power down and that cause the output voltage of the converter not to decay to zero monotonically. For these reasons it is usually preferable to shutdown the unit in case of brownout.

IC shutdown upon brownout can be easily realized as shown in [Figure 47](#). The scheme on the left is of general use, that one on the right can be used if the bias levels of the multiplier and the  $R_{FF} \cdot C_{FF}$  time constant are compatible with the specified brownout level and with the specified holdup time respectively. In this latest case, an additional resistor voltage divider and one capacitor are not needed.

In table 1 it is possible to find a summary of all of the above mentioned working conditions that cause the device to stop operating.

**Figure 47. Brownout protection (master PFC)**




**Table 5. Summary of L6563S idle states**


Condition	Caused or revealed by	IC behavior	Restart condition	Typical IC consumption	PWM_LATCH Status	PWM_STOP Status
UVLO	$V_{cc} < V_{ccOff}$	Disabled	$V_{cc} > V_{ccOn}$	90 $\mu$ A	Off	High
Feedback disconnected	$PFC\_OK > V_{PFC\_OK\_S}$ AND $INV < 1.66V$	Latched	$V_{cc} < V_{ccrestart}$ then $V_{cc} > V_{ccOn}$	180 $\mu$ A	High	High
Standby	$PFC\_OK < V_{PFC\_OK\_D}$	Stop switching	$PFC\_OK > V_{PFC\_OK\_E}$	1.5 mA	Off	High
AC brownout	$RUN < V_{DIS}$		$RUN > V_{EN}$	1.5 mA	Off	Low
OVP	$PFC\_OK > V_{PFC\_OK\_S}$		$PFC\_OK < V_{PFC\_OK\_R}$	2.2 mA	Off	High
Low consumption	$COMP < 2.4V$	Burst mode	$COMP > 2.4V$	2.2 mA	Off	High
Saturated boost inductor	$V_{cs} > V_{CS\_th}$	Doubled $T_{start}$	Auto restart	2.2 mA	Off	High




**Figure 49. L6563S 100 W TM PFC demonstration board: compliance to EN61000-3-2 standard**



**Figure 50. L6563S 100 W TM PFC demonstration board: compliance to JEITA-MITI standard**



**Figure 51. L6563S 100 W TM PFC demonstration board: input current waveform @230-50 Hz - 100 W load**



**Figure 52. L6563S 100W TM PFC demonstration board: input current waveform @100 V-50 Hz - 100 W load**







Figure 55. EVL6563S-ZRC200W 200W PFC pre-regulator with ripple-free input current: electrical schematic




## 8 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

**Table 6. SO14 mechanical data**

Dim.	mm.		
	Min	Typ	Max
A	1.350		1.750
A1	0.100		0.250
A2	1.100		1.650
B	0.330		0.510
C	0.190		0.250
D	8.550		8.750
E	3.800		4.000
e		1.270	
H	5.800		6.200
h	0.250		0.500
L	0.400		1.270
k	0d		8d
ddd			0.100

Figure 56. Package dimensions





## 9 Ordering codes

**Table 7. Ordering information**

Order codes	Package	Packing
L6563S	SO14	Tube
L6563STR		Tape and reel

## 10 Revision history

**Table 8. Document revision history**

Date	Revision	Changes
12-Aug-2009	1	Initial release.
03-Sep-2009	2	Updated mechanical data.
29-Jan-2010	3	Updated <a href="#">Table 4 on page 11</a> .
21-Dec-2010	4	Updated <a href="#">Figure 1 on page 1</a> , <a href="#">Figure 24 on page 20</a> , <a href="#">Table 3 on page 8</a> , <a href="#">Table 4 on page 11</a> , <a href="#">Table 5 on page 34</a> and <a href="#">Section 6.2 on page 24</a> .

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)