


■ **Block Diagram**




Remark Diodes in the figure are parasitic diodes.

Figure 1

■ Product Name Structure

1. Product name



*1. Refer to the tape drawing.

*2. Refer to "3. Product name list".

2. Package

Table 1 Package Drawing Codes

Package Name		Dimension	Tape	Reel
16-Pin TSSOP	Environmental code = S	FT016-A-P-SD	FT016-A-C-SD	FT016-A-R-SD
	Environmental code = U	FT016-A-P-SD	FT016-A-C-SD	FT016-A-R-S1

3. Product name list

Table 2

Product Name	Overcharge Detection Voltage [V _{CU}]	Overcharge Release Voltage [V _{CL}]	Overdischarge Detection Voltage [V _{DL}]	Overdischarge Release Voltage [V _{DU}]	Discharge Overcurrent Detection Voltage 1 [V _{DIOV1}]	Charge Overcurrent Detection Voltage [V _{CI0V}]	0 V Battery Charge Function
S-8204AAB-TCT1y	4.350 ± 0.025 V	4.150 ± 0.050 V	2.00 ± 0.080 V	2.70 ± 0.100 V	0.25 ± 0.015 V	-0.10 ± 0.030 V	Available
S-8204AAC-TCT1y	4.200 ± 0.025 V	4.100 ± 0.050 V	2.70 ± 0.080 V	2.90 ± 0.100 V	0.25 ± 0.015 V	-0.25 ± 0.030 V	Available
S-8204AAD-TCT1y	3.800 ± 0.025 V	3.600 ± 0.050 V	2.00 ± 0.080 V	2.30 ± 0.100 V	0.30 ± 0.015 V	-0.25 ± 0.030 V	Available
S-8204AAE-TCT1y	4.250 ± 0.025 V	4.050 ± 0.050 V	2.40 ± 0.080 V	2.70 ± 0.100 V	0.20 ± 0.015 V	-0.15 ± 0.030 V	Unavailable
S-8204AAF-TCT1y	4.200 ± 0.025 V	4.100 ± 0.050 V	2.70 ± 0.080 V	2.90 ± 0.100 V	0.10 ± 0.015 V	-0.10 ± 0.030 V	Available
S-8204AAG-TCT1y	3.800 ± 0.025 V	3.650 ± 0.050 V	2.20 ± 0.080 V	2.50 ± 0.100 V	0.10 ± 0.015 V	-0.10 ± 0.030 V	Available
S-8204AAH-TCT1y	3.800 ± 0.025 V	3.600 ± 0.050 V	2.00 ± 0.080 V	2.30 ± 0.100 V	0.10 ± 0.015 V	-0.05 ± 0.030 V	Available
S-8204AAI-TCT1y	3.800 ± 0.025 V	3.600 ± 0.050 V	2.00 ± 0.080 V	2.30 ± 0.100 V	0.05 ± 0.015 V	-0.05 ± 0.030 V	Available
S-8204AAJ-TCT1U	4.350 ± 0.025 V	4.150 ± 0.050 V	2.50 ± 0.080 V	3.00 ± 0.100 V	0.30 ± 0.015 V	-0.20 ± 0.030 V	Unavailable
S-8204AAK-TCT1U	4.300 ± 0.025 V	4.100 ± 0.050 V	2.30 ± 0.080 V	2.60 ± 0.100 V	0.15 ± 0.015 V	-0.15 ± 0.030 V	Unavailable

Remark 1. Please contact our sales office for products with detection voltage values other than those specified above.

2. y: S or U

3. Please select products of environmental code = U for Sn 100%, halogen-free products.

■ **Pin Configuration**

1. **16-Pin TSSOP**




Figure 2

Table 3

Pin No.	Symbol	Description
1	COP	Connection pin of charge control FET gate (Nch open-drain output)
2	VMP	Voltage detection pin between VDD pin and VMP pin
3	DOP	Connection pin of discharge control FET gate (CMOS output)
4	VINI	Voltage detection pin between VSS pin and VINI pin <ul style="list-style-type: none"> • Discharge overcurrent 1 / 2 detection pin, load short-circuit detection pin • Charge overcurrent detection pin
5	CDT	Capacitor connection pin for delay for overdischarge detection
6	CCT	Capacitor connection pin for delay for overcharge detection
7	CIT	Capacitor connection pin for delay for discharge overcurrent 1 / 2, capacitor connection pin for delay for charge overcurrent detection
8	SEL	Pin for switching 3-series or 4-series cell <ul style="list-style-type: none"> • V_{SS} level: 3-series cell • V_{DD} level: 4-series cell
9	VSS	Input pin for negative power supply, Connection pin for negative voltage of battery 4
10	VC4	Connection pin for negative voltage of battery 4
11	VC3	Connection pin for negative voltage of battery 3, Connection pin for positive voltage of battery 4
12	VC2	Connection pin for negative voltage of battery 2, Connection pin for positive voltage of battery 3
13	VC1	Connection pin for negative voltage of battery 1, Connection pin for positive voltage of battery 2
14	VDD	Input pin for positive power supply, Connection pin for positive voltage of battery 1
15	CTLD	Discharge FET control pin
16	CTLC	Charge FET control pin

■ Absolute Maximum Ratings

Table 4

(Ta = +25°C unless otherwise specified)

Item	Symbol	Applied Pin	Absolute Maximum Rating	Unit
Input voltage between VDD pin and VSS pin	V _{DS}	–	V _{SS} – 0.3 to V _{SS} + 24	V
Input pin voltage	V _{IN}	VC1, VC2, VC3, VC4, CTLC, CTLD, SEL, CCT, CDT, CIT, VINI	V _{SS} – 0.3 to V _{DD} + 0.3	V
VMP pin input voltage	V _{VMP}	VMP	V _{SS} – 0.3 to V _{SS} + 24	V
DOP pin output voltage	V _{DOP}	DOP	V _{SS} – 0.3 to V _{DD} + 0.3	V
COP pin output voltage	V _{COP}	COP	V _{SS} – 0.3 to V _{SS} + 24	V
Power dissipation	P _D	–	400 (When not mounted on board)	mW
			1100 ^{*1}	mW
Operation ambient temperature	T _{opr}	–	–40 to +85	°C
Storage temperature	T _{stg}	–	–40 to +125	°C

*1. When mounted on board
[Mounted board]

- (1) Board size: 114.3 mm × 76.2 mm × t1.6 mm
- (2) Board name: JEDEC STANDARD51-7

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.




Figure 3 Power Dissipation of Package (When Mounted on Board)

■ **Electrical Characteristics**

Table 5 (1 / 2)

(Ta = +25°C unless otherwise specified)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Test Circuit	
Detection Voltage								
Overcharge detection voltage n (n = 1, 2, 3, 4)	V_{CU_n}	3.8 V to 4.6 V, adjustable, 50 mV step	$V_{CU_n} - 0.025$	V_{CU_n}	$V_{CU_n} + 0.025$	V	2	
Overcharge release voltage n (n = 1, 2, 3, 4)	V_{CL_n}	3.6 V to 4.6 V, adjustable, 50 mV step	$V_{CL} \neq V_{CU}$	$V_{CL_n} - 0.05$	V_{CL_n}	$V_{CL_n} + 0.05$	V	2
			$V_{CL} = V_{CU}$	$V_{CL_n} - 0.025$	V_{CL_n}	$V_{CL_n} + 0.025$	V	2
Overdischarge detection voltage n (n = 1, 2, 3, 4)	V_{DL_n}	2.0 V to 3.0 V, adjustable, 100 mV step	$V_{DL_n} - 0.08$	V_{DL_n}	$V_{DL_n} + 0.08$	V	2	
Overdischarge release voltage n (n = 1, 2, 3, 4)	V_{DU_n}	2.0 V to 3.4 V, adjustable, 100 mV step	$V_{DL} \neq V_{DU}$	$V_{DU_n} - 0.10$	V_{DU_n}	$V_{DU_n} + 0.10$	V	2
			$V_{DL} = V_{DU}$	$V_{DU_n} - 0.08$	V_{DU_n}	$V_{DU_n} + 0.08$	V	2
Discharge overcurrent detection voltage 1	V_{DIOV1}	0.05 V to 0.30 V, adjustable	$V_{DIOV1} - 0.015$	V_{DIOV1}	$V_{DIOV1} + 0.015$	V	2	
Discharge overcurrent detection voltage 2	V_{DIOV2}	–	0.4	0.5	0.6	V	2	
Load short-circuit detection voltage	V_{SHORT}	–	0.7	1.0	1.3	V	2	
Charge overcurrent detection voltage	V_{CIOV}	–0.25 V to –0.05 V, adjustable	$V_{CIOV} - 0.03$	V_{CIOV}	$V_{CIOV} + 0.03$	V	2	
Temperature coefficient 1 ^{*1}	T_{COE1}	Ta = 0°C to 50°C ^{*3}	–1.0	0	1.0	mV/°C	2	
Temperature coefficient 2 ^{*2}	T_{COE2}	Ta = 0°C to 50°C ^{*3}	–0.5	0	0.5	mV/°C	2	
Delay Time Function^{*4}								
CCT pin internal resistance	R_{INC}	V1 = 4.7 V, V2 = V3 = V4 = 3.5 V	6.15	8.31	10.2	MΩ	3	
CDT pin internal resistance	R_{IND}	V1 = 1.5 V, V2 = V3 = V4 = 3.5 V	615	831	1020	kΩ	3	
CIT pin internal resistance 1	R_{INI1}	V1 = V2 = V3 = V4 = 3.5 V	123	166	204	kΩ	3	
CIT pin internal resistance 2	R_{INI2}	V1 = V2 = V3 = V4 = 3.5 V	12.3	16.6	20.4	kΩ	3	
CCT pin detection voltage	V_{CCT}	$V_{DS} = 15.2 V,$ V1 = 4.7 V, V2 = V3 = V4 = 3.5 V	$V_{DS} \times 0.68$	$V_{DS} \times 0.70$	$V_{DS} \times 0.72$	V	3	
CDT pin detection voltage	V_{CDT}	$V_{DS} = 12.0 V,$ V1 = 1.5 V, V2 = V3 = V4 = 3.5 V	$V_{DS} \times 0.68$	$V_{DS} \times 0.70$	$V_{DS} \times 0.72$	V	3	
CIT pin detection voltage	V_{CIT}	$V_{DS} = 14.0 V,$ V1 = V2 = V3 = V4 = 3.5 V	$V_{DS} \times 0.68$	$V_{DS} \times 0.70$	$V_{DS} \times 0.72$	V	3	
Load short-circuit detection delay time	t_{SHORT}	FET gate capacitance = 2000 pF	100	300	600	μs	3	
0 V Battery Charge Function								
0 V battery charge starting charger voltage	V_{OCHA}	0 V battery charge function "available"	–	0.8	1.5	V	4	
0 V battery charge inhibition battery voltage	V_{OINH}	0 V battery charge function "inhibition"	0.4	0.7	1.1	V	4	
Internal Resistance								
Resistance between VMP pin and VDD pin	R_{VMD}	–	0.5	1	1.5	MΩ	5	
Resistance between VMP pin and VSS pin	R_{VMS}	–	450	900	1800	kΩ	5	

BATTERY PROTECTION IC FOR 3-SERIES OR 4-SERIES CELL PACK

Rev.3.5_01

S-8204A Series

Table 5 (2 / 2)

(Ta = +25°C unless otherwise specified)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Test Circuit
Input Voltage							
Operation voltage between VDD pin and VSS pin	V _{DSOP}	Fixed output voltage of DOP pin and COP pin	2	–	22	V	2
CTLC pin input voltage "H"	V _{CTLCH}	V1 = V2 = V3 = V4 = 3.5 V	–	–	0.91	V	2
CTLC pin input voltage "L"	V _{CTLCL}	V1 = V2 = V3 = V4 = 3.5 V	0.59	–	–	V	2
CTLD pin input voltage "H"	V _{CTLDH}	V1 = V2 = V3 = V4 = 3.5 V	–	–	0.91	V	2
CTLD pin input voltage "L"	V _{CTLDL}	V1 = V2 = V3 = V4 = 3.5 V	0.59	–	–	V	2
SEL pin input voltage "H"	V _{SELH}	V _{DS} = 14.0 V, V1 = V2 = V3 = V4 = 3.5 V	V _{DS} × 0.8	–	–	V	2
SEL pin input voltage "L"	V _{SELL}	V _{DS} = 14.0 V, V1 = V2 = V3 = V4 = 3.5 V	–	–	V _{DS} × 0.2	V	2
Input Current							
Current consumption during operation	I _{OPE}	V1 = V2 = V3 = V4 = 3.5 V	–	15	33	μA	1
Current consumption during power-down	I _{PDN}	V1 = V2 = V3 = V4 = 1.5 V	–	–	0.1	μA	1
VC1 pin current	I _{VC1}	V1 = V2 = V3 = V4 = 3.5 V	–0.3	0	0.3	μA	5
VC2 pin current	I _{VC2}	V1 = V2 = V3 = V4 = 3.5 V	–0.3	0	0.3	μA	5
VC3 pin current	I _{VC3}	V1 = V2 = V3 = V4 = 3.5 V	–0.3	0	0.3	μA	5
VC4 pin current	I _{VC4}	V1 = V2 = V3 = V4 = 3.5 V	–6.0	–3.0	–0.5	μA	5
CTLC pin current "H"	I _{CTLCH}	V1 = V2 = V3 = V4 = 3.5 V, maximum current flowing into CTLC pin	3.0	10.0	20.0	μA	5
CTLC pin current "L"	I _{CTLCL}	V1 = V2 = V3 = V4 = 3.5 V, V _{CTLC} = V _{SS}	–0.8	–0.6	–0.4	μA	5
CTLD pin current "H"	I _{CTLDH}	V1 = V2 = V3 = V4 = 3.5 V, maximum current flowing into CTLD pin	3.0	10.0	20.0	μA	5
CTLD pin current "L"	I _{CTLDL}	V1 = V2 = V3 = V4 = 3.5 V, V _{CTLD} = V _{SS}	–0.8	–0.6	–0.4	μA	5
SEL pin current "H"	I _{SELH}	V1 = V2 = V3 = V4 = 3.5 V, V _{SEL} = V _{DD}	–	–	0.1	μA	5
SEL pin current "L"	I _{SELL}	V1 = V2 = V3 = V4 = 3.5 V, V _{SEL} = V _{SS}	–0.1	–	–	μA	5
Output Current							
COP pin leakage current	I _{COH}	V _{COP} = 22 V	–	–	0.1	μA	5
COP pin sink current	I _{COL}	V _{COP} = V _{SS} + 0.5 V	10	–	–	μA	5
DOP pin source current	I _{DOH}	V _{DOP} = V _{DD} – 0.5 V	10	–	–	μA	5
DOP pin sink current	I _{DOL}	V _{DOP} = V _{SS} + 0.5 V	10	–	–	μA	5

- *1. Voltage temperature coefficient 1: Overcharge detection voltage
- *2. Voltage temperature coefficient 2: Discharge overcurrent detection voltage 1
- *3. Since products are not screened at high and low temperature, the specification for this temperature range is guaranteed by design, not tested in production.
- *4. Details of delay time function is described in "■ Operation".

■ Test Circuit

This chapter describes how to test the S-8204A Series. In case of selecting to use it for 4-series cell battery, set SEL pin = V_{DD} . For 3-series cell battery, set SEL pin = V_{SS} and short between VC3 pin and VC4 pin.

1. Current consumption during operation and power-down (Test circuit 1)

1.1 Current consumption during operation (I_{OPE})

The current at the VSS pin when $V1 = V2 = V3 = V4 = 3.5\text{ V}$ and $V_{VMP} = V_{DD}$ is the current consumption during operation (I_{OPE}).

1.2 Current consumption during power-down (I_{PDN})

The current at the VSS pin when $V1 = V2 = V3 = V4 = 1.5\text{ V}$ and $V_{VMP} = V_{SS}$ is the current consumption during power-down (I_{PDN}).

2. Overcharge detection voltage, overcharge release voltage, overdischarge detection voltage, overdischarge release voltage, discharge overcurrent detection voltage 1, discharge overcurrent detection voltage 2, load short-circuit detection voltage, charge overcurrent detection voltage, CTLC pin input voltage "H", CTLC pin input voltage "L", CTLD pin input voltage "H", CTLD pin input voltage "L", SEL pin input voltage "H", SEL pin input voltage "L" (Test circuit 2)

Confirm both COP pin and DOP pin are in "L" (its voltage level is $V_{DS} \times 0.1\text{ V}$ or less) after setting $V_{VMP} = V_{SEL} = V_{DD}$, $V_{VIN1} = V_{CTLC} = V_{CTLD} = V_{SS}$, CCT pin = Open, CDT pin = Open, CIT pin = Open, $V1 = V2 = V3 = V4 = 3.5\text{ V}$. (This status is referred to as initial status.)

2.1 Overcharge detection voltage (V_{CU1}), overcharge release voltage (V_{CL1})

The overcharge detection voltage (V_{CU1}) is a voltage at V1; when the COP pin's voltage is set to "H" (its voltage level is $V_{DS} \times 0.9\text{ V}$ or more) after increasing a voltage at V1 gradually from the initial status. After that, decreasing a voltage at V1 gradually, a voltage at V1 when the COP pin's voltage is set to "L"; is the overcharge release voltage (V_{CL1}).

2.2 Overdischarge detection voltage (V_{DL1}), overdischarge release voltage (V_{DU1})

The overdischarge detection voltage (V_{DL1}) is a voltage at V1; when the DOP pin's voltage is set to "H" after decreasing a voltage at V1 gradually from the initial status. After that, increasing a voltage at V1 gradually, a voltage at V1 when the DOP pin's voltage is set to "L"; is the overdischarge release voltage (V_{DU1}).

By changing the voltage at V_n ($n = 2$ to 4), users can define the overcharge detection voltage (V_{CU_n}), the overcharge release voltage (V_{CL_n}), the overdischarge detection voltage (V_{DL_n}), the overdischarge release voltage (V_{DU_n}) as well when $n = 1$.

2.3 Discharge overcurrent detection voltage 1 (V_{DIOV1})

The discharge overcurrent detection voltage 1 (V_{DIOV1}) is the VIN1 pin's voltage; when the DOP pin's voltage is set to "H" after increasing the VIN1 pin's voltage gradually from the initial status.

2.4 Discharge overcurrent detection voltage 2 (V_{DIOV2})

The discharge overcurrent detection voltage 2 (V_{DIOV2}) is a voltage at the VIN1 pin; when a flowing current from the CIT pin reaches $500\text{ }\mu\text{A}$ or more after increasing the VIN1 pin's voltage gradually from the initial status.

2.5 Load short-circuit detection voltage (V_{SHORT})

The load short-circuit detection voltage (V_{SHORT}) is the VIN1 pin's voltage; when the DOP pin's voltage is set to "H" after increasing the VIN1 pin's voltage gradually from the initial status after setting the CIT pin's voltage to the V_{SS} level.

2. 6 Charge overcurrent detection voltage (V_{CIOV})

The charge overcurrent detection voltage (V_{CIOV}) is the VINI pin's voltage; when the COP pin's voltage is set to "H" after decreasing the VINI pin's voltage gradually from the initial status.

2. 7 CTLC pin input voltage "H" (V_{CTLCH}), CTLC pin input voltage "L" (V_{CTLCL})

The CTLC pin input voltage "H" (V_{CTLCH}) is the CTLC pin's voltage; when the COP pin's voltage is set to "H" after increasing the CTLC pin's voltage gradually from the initial status. After that, decreasing the CTLC pin's voltage gradually, the CTLC pin's voltage when the COP pin's voltage is set to "L"; is the CTLC pin input voltage "L" (V_{CTLCL}).

2. 8 CTLD pin input voltage "H" (V_{CTLDH}), CTLD pin input voltage "L" (V_{CTLDL})

The CTLD pin input voltage "H" (V_{CTLDH}) is the CTLD pin's voltage; when the DOP pin's voltage is set to "H" after increasing the CTLD pin's voltage gradually from the initial status. After that, decreasing the CTLD pin's voltage gradually, the CTLD pin's voltage when the DOP pin's voltage is set to "L"; is the CTLD pin input voltage "L" (V_{CTLDL}).

2. 9 SEL pin input voltage "H" (V_{SELH}), SEL pin input voltage "L" (V_{SELL})

Start from the initial status, set $V_4 = 0$ V. Confirm the DOP pin is in "H". After that, decreasing the SEL pin's voltage gradually, the SEL pin's voltage when the DOP pin's voltage is set to "L"; is the SEL pin input voltage "L" (V_{SELL}). After that, increasing the SEL pin's voltage gradually, the SEL pin's voltage when the DOP pin's voltage is set to "H"; is the SEL pin input voltage "H" (V_{SELH}).

3. CCT pin internal resistance, CDT pin internal resistance, CIT pin internal resistance 1, CIT pin internal resistance 2, CCT pin detection voltage, CDT pin detection voltage, CIT pin detection voltage, short circuit detection voltage delay time (Test circuit 3)

Confirm both COP pin and DOP pin are in "L" after setting $V_{VMP} = V_{SEL} = V_{DD}$, $V_{VINI} = V_{CTLCH} = V_{CTLDH} = V_{CTLDL} = V_{SELL} = V_{DIOV1} = V_{DIOV2} = V_{CCT} = V_{CDT} = V_{CIT1} = V_{CIT2} = V_{SS}$, $V_1 = V_2 = V_3 = V_4 = 3.5$ V. (This status is referred to as initial status.)

3. 1 CCT pin internal resistance (R_{INC})

The CCT pin internal resistance (R_{INC}) is $R_{INC} = V_{DS} / I_{CCT}$, I_{CCT} is the current which flows from the CCT pin when setting $V_1 = 4.7$ V from the initial status.

3. 2 CDT pin internal resistance (R_{IND})

The CDT pin internal resistance (R_{IND}) is $R_{IND} = V_{DS} / I_{CDT}$, I_{CDT} is the current which flows from the CDT pin when setting $V_1 = 1.5$ V from the initial status.

3. 3 CIT pin internal resistance 1 (R_{INI1})

The CIT pin internal resistance 1 (R_{INI1}) is $R_{INI1} = V_{DS} / I_{CIT1}$, I_{CIT1} is the current which flows from the CIT pin when setting $V_{VINI} = V_{DIOV1} \text{ max.} + 0.05$ V from the initial status.

3. 4 CIT pin internal resistance 2 (R_{INI2})

The CIT pin internal resistance 2 (R_{INI2}) is $R_{INI2} = V_{DS} / I_{CIT2}$, I_{CIT2} is the current which flows from the CIT pin when setting $V_{VINI} = V_{DIOV2} \text{ max.} + 0.05$ V from the initial status.

3. 5 CCT pin detection voltage (V_{CCT})

The CCT pin detection voltage (V_{CCT}) is the voltage at the CCT pin when the COP pin's voltage is set to "H" (voltage $V_{DS} \times 0.9$ V or more) after increasing the CCT pin's voltage gradually, after setting $V_1 = 4.7$ V from the initial status.

3. 6 CDT pin detection voltage (V_{CDT})

The CDT pin detection voltage (V_{CDT}) is the voltage at the CDT pin when the DOP pin's voltage is set to "H" (voltage $V_{DS} \times 0.9$ V or more) after increasing the CDT pin's voltage gradually, after setting $V1 = 1.5$ V from the initial status.

3. 7 CIT pin detection voltage (V_{CIT})

The CIT pin detection voltage (V_{CIT}) is the voltage at the CIT pin when the DOP pin's voltage is set to "H" (voltage $V_{DS} \times 0.9$ V or more) after increasing the CIT pin's voltage gradually, after setting $V_{VINI} = V_{DIOV1}$ max. + 0.05 V from the initial status.

3. 8 Load short-circuit detection delay time (t_{SHORT})

Load short-circuit detection delay time (t_{SHORT}) is a period in which the DOP pin's voltage changes from "L" to "H" by changing the VINI pin's voltage instantaneously from the initial status to V_{SHORT} max.+ 0.05 V.

4. 0 V battery charge starting charger voltage (0 V battery charge function "available"), 0 V Battery charge inhibition battery voltage (0 V battery charge function "inhibition") (Test circuit 4)

According to user's selection of the function to charge 0 V battery, either function of 0 V battery charge starting charger voltage or 0 V battery charge inhibition battery voltage is applied to each product.

4. 1 0 V battery charge starting charger voltage (V_{0CHA}) (0V battery charge function "available")

In this 0 V battery charge starting charger voltage, when $V1 = V2 = V3 = V4 = 0$ V, $V_{VMP} = V_{0CHA}$ max., the COP pin's voltage is V_{0CHA} max. - 1 V or less.

4. 2 0 V battery charge inhibition battery voltage (V_{0CHA}) (0V battery charge function "inhibition")

In this 0 V battery charge inhibition battery voltage, when $V1 = V2 = V3 = V4 = V_{0INH}$ min., $V_{VMP} = 22$ V, the COP pin's voltage is $V_{VMP} - 1$ V or more.

5. Resistance between VMP pin and VDD pin, resistance between VMP pin and VSS pin, VC1 pin current, VC2 pin current, VC3 pin current, VC4 pin current, CTLC pin current "H", CTLC pin current "L", CTLD pin current "H", CTLD pin current "L", SEL pin current "H", SEL pin current "L", COP pin leakage current, COP pin sink current, DOP pin source current, DOP pin sink current (Test circuit 5)

Set $V_{VMP} = V_{SEL} = V_{DD}$, $V_{VINI} = V_{CTLC} = V_{CTLD} = V_{SS}$, $V1 = V2 = V3 = V4 = 3.5$ V, set other pins open. (This status is referred to as initial status.)

5. 1 Resistance between VMP pin and VDD pin (R_{VMD})

The value of resistance between VMP pin and VDD pin (R_{VMD}) can be defined by $R_{VMD} = V_{DS} / I_{VMD}$ by using the VMP pin's current (I_{VMD}) when $V_{VINI} = 1.5$ V and $V_{VMP} = V_{SS}$ after the initial status.

5. 2 Resistance between VMP pin and VSS pin (R_{VMS})

The value of resistance between VMP pin and VSS pin (R_{VMS}) can be defined by $R_{VMS} = V_{DS} / I_{VMS}$ by using the VMP pin's current (I_{VMS}) when $V1 = V2 = V3 = V4 = 1.8$ V after the initial status.

5.3 VC1 pin current (I_{VC1}), VC2 pin current (I_{VC2}), VC3 pin current (I_{VC3}), VC4 pin current (I_{VC4})

In the initial status, each current flows in the VC1 pin, VC2 pin, VC3 pin, VC4 pin is the VC1 pin current (I_{VC1}), the VC2 pin current (I_{VC2}), the VC3 pin current (I_{VC3}), the VC4 pin current (I_{VC4}), respectively.

5.4 CTLC pin current "H" (I_{CTLCH}), CTLC pin current "L" (I_{CTLCL})

In the initial status, the current which flows in the CTLC pin is the CTLC pin current "L" (I_{CTLCL}). After that, increasing the CTLC pin's voltage gradually, the maximum current which flows in the CTLC pin is the CTLC pin current "H" (I_{CTLCH}).

5.5 CTLD pin current "H" (I_{CTLDH}), CTLD pin current "L" (I_{CTLDL})

In the initial status, a current which flows in the CTLD pin is the CTLD pin current "L" (I_{CTLDL}). After that, increasing the CTLD pin's voltage gradually, the maximum current which flows in the CTLD pin is the CTLD pin current "H" (I_{CTLDH}).

5.6 SEL pin current "H" (I_{SELH}), SEL pin current "L" (I_{SELL})

In the initial status, a current which flows in the SEL pin is the SEL pin current "H" (I_{SELH}). After that, a current which flows in the SEL pin when setting $V_{SEL} = V_{SS}$ is the SEL pin current "L" (I_{SELL}).

5.7 COP pin Leakage current (I_{COH}), COP pin sink current (I_{COL})

Start from the initial status, set $V_{COP} = V_{SS} + 0.5 \text{ V}$, a current which flows in the COP pin is the COP pin sink current (I_{COL}). After that, a current which flows in the COP pin when setting $V1 = V2 = V3 = V4 = 5.5 \text{ V}$, $V_{COP} = V_{DD}$ is the COP pin leakage current (I_{COH}).

5.8 DOP pin source current (I_{DOH}), DOP pin sink current (I_{DOL})

Start from the initial status, set $V_{DOP} = V_{SS} + 0.5 \text{ V}$, a current which flows in the DOP pin is the DOP pin sink current (I_{DOL}). After that, a current which flows in the DOP pin when setting $V1 = V2 = V3 = V4 = 1.8 \text{ V}$, $V_{DOP} = V_{DD} - 0.5 \text{ V}$ is the DOP pin source current (I_{DOH}).




Figure 4 Test Circuit 1




Figure 5 Test Circuit 2




Figure 6 Test Circuit 3




Figure 7 Test Circuit 4




Figure 8 Test Circuit 5

■ Operation

Remark Refer to "■ Connection Example of Battery Protection IC".

1. Normal status

In the S-8204A Series, both of COP pin and DOP pin get the V_{SS} level; when the voltage of each of the batteries is in the range of overdischarge detection voltage (V_{DLn}) to overcharge detection voltage (V_{CU1}), and due to the discharge or charge current, the VIN1 pin's voltage is in the range of charge overcurrent detection voltage (V_{CIOV}) to discharge overcurrent detection voltage 1 (V_{DIOV1}). This is the normal status. At this time, the charge FET and the discharge FET are on.

2. Overcharge status

In the S-8204A Series, when the voltage of one of the batteries increases to the level of more than V_{CU1} , the COP pin is set in high impedance. This is the overcharge status. The COP pin is pulled up to EB+ by an external resistor so that the charge FET is turned off and it stops charging.

This overcharge status is released if either condition mentioned below is satisfied;

- (1) In case that the VMP pin voltage is set $39 / 40 \times V_{DS}$ or more; the voltage of each of the batteries is in the level of overcharge release voltage (V_{CLn}) or less.
- (2) In case that the VMP pin voltage is set $39 / 40 \times V_{DS}$ or less; the voltage of each of the batteries is in the level of V_{CU1} or less.

3. Overdischarge status

In the S-8204A Series, when the voltage of one of the batteries decreases to the level of less than V_{DLn} , the DOP pin voltage gets the V_{DD} level. This is the overdischarge status. At this time, the discharge FET is turned off and it stops discharging.

This overdischarge status is released / maintained if either condition mentioned below is satisfied;

- (1) To release; the VMP pin voltage is in the level of more than V_{DD} , the voltage of each of the batteries is in the V_{DLn} level or more.
- (2) To release; the VMP pin voltage is $V_{DS} / 2$ or more and the VMP pin voltage is in the level of less than V_{DD} ; the voltage of each of the batteries is in the level of overdischarge release voltage (V_{DU1}) or more.
- (3) The VMP pin voltage is $V_{DS} / 2$ or less, the S-8204A Series maintains the power-down function.

3.1 Power-down function

In the S-8204A Series, when it reaches the overdischarge status, the VMP pin is pulled down to the V_{SS} level by a resistor between VMP pin and VSS pin (R_{VMS}). If the VMP pin voltage decreases to the level of $V_{DS} / 2$ or less, the power-down function starts to operate and almost every circuit in the S-8204A Series stops working.

The power-down function is released if the following condition is satisfied.

- (1) The VMP pin voltage gets $V_{DS} / 2$ or more.

4. Discharge overcurrent status

In the S-8204A Series, in batteries in the normal status, the discharging current increases more than a certain value. As a result, if the status in which the VINI pin voltage increases to the level of V_{DIOV1} or more, the DOP pin gets the V_{DD} level. This is the discharge overcurrent status. At this time, the discharge control FET is turned off and it stops discharging.

The S-8204A Series has three levels for discharge overcurrent detection (V_{DIOV1} , V_{DIOV2} , V_{SHORT}). In the status of discharge overcurrent, the COP pin is set in high impedance. The VMP pin is pulled up to the V_{DD} level by a resistor between VMP pin and VDD pin (R_{VMD}).

The S-8204A Series' operations against discharge overcurrent detection voltage 2 (V_{DIOV2}) and load short-circuit detection voltage (V_{SHORT}) are as well in V_{DIOV1} .

The discharge overcurrent status is released if the following condition is satisfied.

- (1) The VMP pin voltage gets $V_{DS} - 1.2 \text{ V}$ (typ.) or more.

5. Charge overcurrent status

In the S-8204A Series, in batteries in the normal status, the charge current increases more than a certain value. As a result, if the status in which the VINI pin voltage decreases to the level of V_{CIOV} or less, the COP pin is set in high impedance. This is the charge overcurrent status. At this time, the charge control FET is turned off and it stops charging.

In this charge overcurrent status, the VMP pin is pulled up to the V_{DD} level by R_{VMD} . Also in the overdischarge status, the function of charge overcurrent detection works.

The charge overcurrent status is released if the following condition is satisfied.

- (1) The VMP pin voltage gets V_{DS} or less.

6. 0 V battery charge function

In the S-8204A Series, regarding how to charge a discharged battery (0 V battery), users are able to select either function mentioned below.

- (1) Allow to charge a 0 V battery (enable to charge a 0 V battery)
A 0 V battery is charged;
when the voltage of a charger is 0 V battery starting charger voltage (V_{0CHA}) or more.
- (2) Inhibit charging a 0 V battery (unable to charge a 0 V battery)
A 0 V battery is not charged;
when the voltage of a charger is 0 V battery charge inhibition battery voltage (V_{0INH}) or less.

Caution When the VDD pin voltage is less than the minimum value of operation voltage between VDD pin and VSS pin (V_{DSOP}), the operation of the S-8204A Series is not assured.

7. Delay time setting

In the S-8204A Series, users are able to set delay time for the period; from detecting the voltage of one of the batteries or detecting changes in the voltage at the VINI pin, to the output to the COP pin, DOP pin. Each delay time is determined by a resistor in the S-8204A Series and an external capacitor.

In the overcharge detection, when the voltage of one of the batteries gets V_{CU_n} or more, the S-8204 starts charging to the CCT pin's capacitor (C_{CCT}) via the CCT pin's internal resistor (R_{INC}). After a certain period, the COP pin is set in high impedance if the voltage at the CCT pin reaches the CCT pin detection voltage (V_{CCT}). This period is overcharge detection delay time (t_{CU}).

t_{CU} is calculated using the following equation ($V_{DS} = V1 + V2 + V3 + V4$).

$$\begin{aligned} t_{CU} [s] &= -\ln (1 - V_{CCT} / V_{DS}) \times C_{CCT} [\mu F] \times R_{INC} [M\Omega] \\ &= -\ln (1 - 0.7 \text{ (typ.)}) \times C_{CCT} [\mu F] \times 8.31 [M\Omega] \text{ (typ.)} \\ &= 10.0 [M\Omega] \text{ (typ.)} \times C_{CCT} [\mu F] \end{aligned}$$

Overdischarge detection delay time (t_{DL}), discharge overcurrent detection delay time 1 (t_{DIOV1}), discharge overcurrent detection delay time 2 (t_{DIOV2}), charge overcurrent detection delay time (t_{CIOV}) are calculated using the following equations as well.

$$\begin{aligned} t_{DL} [ms] &= -\ln (1 - V_{CDT} / V_{DS}) \times C_{CDT} [\mu F] \times R_{IND} [k\Omega] \\ t_{DIOV1} [ms] &= -\ln (1 - V_{CIT} / V_{DS}) \times C_{CIT} [\mu F] \times R_{INI1} [k\Omega] \\ t_{DIOV2} [ms] &= -\ln (1 - V_{CIT} / V_{DS}) \times C_{CIT} [\mu F] \times R_{INI2} [k\Omega] \\ t_{CIOV} [ms] &= -\ln (1 - V_{CIT} / V_{DS}) \times C_{CIT} [\mu F] \times R_{INI1} [k\Omega] \end{aligned}$$

In case $C_{CCT} = C_{CDT} = C_{CIT} = 0.1 [\mu F]$, each delay time t_{CU} , t_{DL} , t_{DIOV1} , t_{DIOV2} , t_{CIOV} is calculated as follows.

$$\begin{aligned} t_{CU} [s] &= 10.0 [M\Omega] \text{ (typ.)} \times 0.1 [\mu F] = 1.0 [s] \text{ (typ.)} \\ t_{DL} [ms] &= 1000 [k\Omega] \text{ (typ.)} \times 0.1 [\mu F] = 100 [ms] \text{ (typ.)} \\ t_{DIOV1} [ms] &= 200 [k\Omega] \text{ (typ.)} \times 0.1 [\mu F] = 20 [ms] \text{ (typ.)} \\ t_{DIOV2} [ms] &= 20 [k\Omega] \text{ (typ.)} \times 0.1 [\mu F] = 2.0 [ms] \text{ (typ.)} \\ t_{CIOV} [ms] &= 200 [k\Omega] \text{ (typ.)} \times 0.1 [\mu F] = 20 [ms] \text{ (typ.)} \end{aligned}$$

Load short-circuit detection delay time (t_{SHORT}) is fixed internally.

8. CTLC pin and CTLD pin

The S-8204A Series has two pins to control output voltage.

The CTLC pin controls the output voltage from the COP pin, the CTLD pin controls the output voltage from the DOP pin. Thus it is possible for users to control the output voltages from the COP pin and DOP pin independently. These controls precede the battery protection circuit.

Table 6 Conditions Set by CTLC Pin

CTLC Pin	COP Pin
"H" ^{*1}	"High-Z"
Open ^{*2}	"High-Z"
"L" ^{*3}	Normal status ^{*4}

*1. "H"; $CTLC \geq V_{CTLCH}$

*2. Pulled up by I_{CTLCL}

*3. "L"; $CTLC \leq V_{CTLCL}$

*4. The status is controlled by the voltage detection circuit.

Table 7 Conditions Set by CTLD Pin

CTLD Pin	DOP Pin
"H" ^{*1}	V_{DD} level
Open ^{*2}	V_{DD} level
"L" ^{*3}	Normal status ^{*3}

*1. "H"; $CTLD \geq V_{CTLDH}$

*2. Pulled up by I_{CTLDL}

*3. "L"; $CTLD \leq V_{CTLDL}$

*4. The status is controlled by the voltage detection circuit.

Caution Note that when the power supply fluctuates, unexpected behavior might occur if an electrical potential is generated between the potentials of "L" level input to the CTLC pin / CTLD pin and IC's V_{SS} by external filters R_{VSS} and C_{VSS} .

9. SEL pin

The S-8204A Series has a pin to switch-control the protection for 3-cell or 4-cell battery. The overdischarge detection for V4-cell is inhibited by setting the SEL pin "L", so that short-circuiting the V4 cell does not allow the overdischarge detection. This setting makes it possible to use the S-8204A Series for 3-cell protection. The SEL pin precedes the battery protection circuit. Be sure to use the SEL pin in "H" or "L".

Table 8 Protect Conditions Set by SEL Pin

SEL Pin	Condition
"H"*1	4-cell protection
Open	Indefinite
"L"*2	3-cell protection

*1. "H"; $SEL \geq V_{SELH}$

*2. "L"; $SEL \leq V_{SELL}$

In cascade connection, it is possible to use the S-8204A Series for protecting 6-cell, 7-cell or 8-cell battery by combining the electrical level of SEL pin.

Table 9 Conditions Set by SEL Pin in Cascade Connection


SEL pin in S-8204A (1)	SEL pin in S-8204A (2)	Condition
"L"*1	"L"*1	6-series cell protection
"L"*1	"H"*2	7-series cell protection
"H"*2	"H"*2	8-series cell protection

*1. "L"; $SEL \leq V_{SELL}$

*2. "H"; $SEL \geq V_{SELH}$

■ Timing Chart (Circuits in Figure 12, Figure 13)

1. Overcharge detection and overdischarge detection




- *1. (1): Normal status
(2): Overcharge status
(3): Overdischarge status
(4): Power-down status

Remark The charger is assumed to charge with a constant current. V_{EB+} indicates the open voltage of the charger.

Figure 9

2. Discharge overcurrent detection




*1. (1): Normal status
 (2): Discharge overcurrent status

Remark The charger is assumed to charge with a constant current. V_{EB+} indicates the open voltage of the charger.

Figure 10

3. Charge overcurrent detection



- *1. (1): Normal status
 (2): Charge overcurrent status
 (3): Overdischarge status
 (4): Power-down status

Remark The charger is assumed to charge with a constant current. V_{EB+} indicates the open voltage of the charger.

Figure 11

■ **Connection Examples of Battery Protection IC**

1. 3-series cell




Figure 12

2. 4-series cell




Figure 13

Table 10 Constants for External Components (Circuits in Figure 12, Figure 13)

Symbol	Min.	Typ.	Max.	Unit
R_{VC1}^{*1}	0.51	1	1	kΩ
R_{VC2}^{*1}	0.51	1	1	kΩ
R_{VC3}^{*1}	0.51	1	1	kΩ
R_{VC4}^{*1}	0.51	1	1	kΩ
R_{DOP}	2	5.1	10	kΩ
R_{COP}	0.1	1	1	MΩ
R_{VMP}	1	5.1	10	kΩ
$R_{CTL C}$	1	1	10	kΩ
$R_{CTL D}$	1	1	10	kΩ
R_{VINI}	1	1	10	kΩ
R_{SEL}	1	1	100	kΩ
R_{SENSE}	0	–	–	mΩ
R_{VSS}^{*1}	22	47	100	Ω
C_{VC1}^{*1}	0	47	100	nF
C_{VC2}^{*1}	0	47	100	nF
C_{VC3}^{*1}	0	47	100	nF
C_{VC4}^{*1}	0	47	100	nF
C_{CCT}	0.01	0.1	–	μF
C_{CDT}	0.01	0.1	–	μF
C_{CIT}	0.01	0.1	–	μF
C_{VSS}^{*1}	0	1	2.2	μF
Pch FET1	–	–	–	–
Pch FET2	–	–	–	–

*1. Set up a filter constant to be $R_{VSS} \times C_{VSS} = 47 \mu F \cdot \Omega$ and to be $R_{VC1} \times C_{VC1} = R_{VC2} \times C_{VC2} = R_{VC3} \times C_{VC3} = R_{VC4} \times C_{VC4} = R_{VSS} \times C_{VSS}$.

Caution 1. The above constants may be changed without notice.

2. It is recommended that filter constants between VDD pin and VSS pin should be set approximately to $47 \mu F \cdot \Omega$.

e.g., $C_{VSS} \times R_{VSS} = 1.0 \mu F \times 47 \Omega = 47 \mu F \cdot \Omega$

Sufficient evaluation of transient power supply fluctuation and overcurrent protection function with the actual application is needed to determine the proper constants.

Contact our sales office in case the constants should be set to other than $47 \mu F \cdot \Omega$.

3. It has not been confirmed whether the operation is normal in circuits other than the above example of connection. In addition, the example of connection shown above and the constants do not guarantee proper operation. Perform thorough evaluation using an actual application to set the constant.

3. 7-Series Cell




Figure 14

Caution 1. It is recommended that filter constants between VDD pin and VSS pin should be set approximately to $47 \mu\text{F} \cdot \Omega$.

e.g., $C_{VSS} \times R_{VSS} = 1.0 \mu\text{F} \times 47 \Omega = 47 \mu\text{F} \cdot \Omega$

Sufficient evaluation of transient power supply fluctuation and overcurrent protection function with the actual application is needed to determine the proper constants. Contact our sales office in case the constants should be set to other than $47 \mu\text{F} \cdot \Omega$.

2. It has not been confirmed whether the operation is normal in circuits other than the above example of connection. In addition, the example of connection shown above and the constants do not guarantee proper operation. Perform thorough evaluation using an actual application to set the constants.

Remark Refer to the application note for constants of each external component.


■ Precautions

- The application conditions for the input voltage, output voltage, and load current should not exceed the package power dissipation.
- Batteries can be connected in any order; however, there may be cases when discharging cannot be performed when a battery is connected. In such a case, short the VMP pin and VDD pin or connect the battery charger to return the IC to the normal mode.
- If both an overcharge battery and an overdischarge battery are included among the whole batteries, the condition is set in overcharge status and overdischarge status. Therefore either charging or discharging is impossible.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- ABLIC Inc. claims no responsibility for any disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.


■ Characteristics (Typical Data)

1. Current consumption


1. 1 I_{OPE} vs. V_{DS}




1. 2 I_{OPE} vs. T_a



1. 3 I_{PDN} vs. V_{DS}




1. 4 I_{PDN} vs. T_a




2. Overcharge detection / release voltage, overdischarge detection / release voltage, overcurrent detection voltage


2. 1 V_{CU} vs. T_a




2. 2 V_{CL} vs. T_a




2. 3 V_{DU} vs. T_a




2. 4 V_{DL} vs. T_a




2. 5 V_{DIOV1} vs. V_{DS}




2. 6 V_{DIOV1} vs. T_a




2. 7 V_{DIOV2} vs. V_{DS}




2. 8 V_{DIOV2} vs. T_a




2. 9 V_{SHORT} vs. V_{DS}




2. 10 V_{SHORT} vs. T_a



2. 11 V_{CIOV} vs. V_{DS}




2. 12 V_{CIOV} vs. T_a




3. CCT pin internal resistance / detection voltage, CDT pin internal resistance / detection voltage, CIT pin internal resistance / detection voltage and load short-circuit detection delay time


3. 1 R_{INC} vs. T_a




3. 2 V_{CCT} vs. T_a ($V_{DS} = 15.2$ V)




3. 3 R_{IND} vs. T_a




3. 4 V_{CDT} vs. T_a ($V_{DS} = 12.0$ V)




3. 5 R_{INI1} vs. T_a




3. 6 V_{CIT} vs. T_a ($V_{DS} = 14.0$ V)



3. 7 R_{INI2} vs. T_a




3. 8 t_{SHORT} vs. T_a




4. COP pin / DOP pin


4. 1 I_{COH} vs. V_{COP}




4. 2 I_{COL} vs. V_{COP}




4. 3 I_{DOH} vs. V_{DOP}




4. 4 I_{DOL} vs. V_{DOP}






No. FT016-A-P-SD-1.2

TITLE	TSSOP16-A-PKG Dimensions
No.	FT016-A-P-SD-1.2
ANGLE	
UNIT	mm
ABLIC Inc.	




No. FT016-A-C-SD-1.1

TITLE	TSSOP16-A-Carrier Tape
No.	FT016-A-C-SD-1.1
ANGLE	
UNIT	mm
ABLIC Inc.	




Enlarged drawing in the central part




No. FT016-A-R-SD-2.0

TITLE	TSSOP16-A- Reel		
No.	FT016-A-R-SD-2.0		
ANGLE		QTY.	2,000
UNIT	mm		
ABLIC Inc.			



Enlarged drawing in the central part



No. FT016-A-R-S1-1.0

TITLE	TSSOP16-A- Reel		
No.	FT016-A-R-S1-1.0		
ANGLE		QTY.	4,000
UNIT	mm		
ABLIC Inc.			

Disclaimers (Handling Precautions)

1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.
The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.
10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative.
15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.

2.4-2019.07