SCLS121A - DECEMBER 1982 - REVISED JANUARY 1996


- Single Down/Up Count-Control Line
- Look-Ahead Circuitry Enhances Speed of Cascaded Counters
- Fully Synchronous in Count Modes
- Asynchronously Presettable With Load Control
- Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


The 'HC191 are 4-bit synchronous, reversible, up/down binary counters. Synchronous counting operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters.

The outputs of the four flip-flops are triggered on a low-to-high-level transition of the clock (CLK) input if the count-enable (\overline{CTEN}) input is low. A high at \overline{CTEN} inhibits counting. The direction of the count is determined by the level of the down/up ($\overline{D/U}$) input. When $\overline{D/U}$ is low, the counter counts up, and when $\overline{D/U}$ is high, it counts down.

SN54HC191 . . . J OR W PACKAGE SN74HC191 . . . D OR N PACKAGE (TOP VIEW)



SN54HC191 ... FK PACKAGE (TOP VIEW)



NC - No internal connection

These counters feature a fully independent clock circuit. Change at the control ($\overline{\text{CTEN}}$ and $\overline{\text{D/U}}$) inputs that modifies the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter is dictated solely by the condition meeting the stable setup and hold times.

These counters are fully programmable; that is, each of the outputs can be preset to either level by placing a low on the load (LOAD) input and entering the desired data at the data inputs. The output changes to agree with the data inputs independently of the level of CLK. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

Two outputs are available to perform the cascading function: ripple clock (RCO) and maximum/minimum (MAX/MIN) count. MAX/MIN produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock while the count is zero (all outputs low) counting down, or maximum (9 or 15) counting up. RCO produces a low-level output pulse under those same conditions, but only while CLK is low. The counters can be easily cascaded by feeding RCO to CTEN of the succeeding counter if parallel clocking is used, or to CLK if parallel enabling is used. MAX/MIN can be used to accomplish look ahead for high-speed operation.

The SN54HC191 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74HC191 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

SCLS121A - DECEMBER 1982 - REVISED JANUARY 1996


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, N, and W packages.



logic diagram (positive logic)




Pin numbers shown are for the D, J, N, and W packages.



typical load, count, and inhibit sequence

The following sequence is illustrated below:

- 1. Load (preset) to binary 13
- 2. Count up to 14, 15 (maximum), 0, 1, and 2
- 3. Inhibit
- 4. Count down to 1, 0 (minimum), 15, 14, and 13





8961723 0105139 02T |

SCLS121A - DECEMBER 1982 - REVISED JANUARY 1996

absolute maximum ratings over operating free-air temperature ranget

Supply voltage range, V _{CC}	
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	+20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) (see Note 1)	+20 mA
Continuous output current, IO (VO = 0 to VCC)	±25 m∆
Continuous current through V _{CC} or GND	±50 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 2): D pace	kage 1.3 W
	kage 1.1 W
Storage temperature range, T _{sto}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

			SN54HC191			SN74HC191			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		2	5	6	2	5	6	V
	High-level input voltage	V _{CC} = 2 V	1.5			1.5			
v_{IH}		V _{CC} = 4.5 V	3.15			3.15			V
		V _{CC} = 6 V	4.2			4.2			
VIL	Low-level input voltage	V _{CC} = 2 V	0		0.5	0		0.5	
		V _{CC} = 4.5 V	0		1.35	0		1.35	٧
		V _{CC} = 6 V	0		1.8	0		1.8	
VI	Input voltage		0		Vcc	0		Vcc	٧
V _O	Output voltage		0		Vcc	0		VCC	V
t _t ‡		V _{CC} = 2 V	0		1000	0		1000	
	Input transition (rise and fall) time	$V_{CC} = 4.5 \text{ V}$	0		500	0		500	ns
		V _{CC} = 6 V	0		400	0		400	
TA	Operating free-air temperature		-55		125	-40	·	85	°C

If this device is used in the threshold region (from V_{IL}max = 0.5 V to V_{IH}min = 1.5 V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at t_t = 1000 ns and V_{CC} = 2 V will not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.



^{2.} The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

SCLS121A - DECEMBER 1982 - REVISED JANUARY 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		vcc	T _A = 25°C			SN54HC191		SN74HC191		T
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
:		I _{OH} = -20 μA	2 V	1.9	1.998		1.9		1.9		
			4.5 V	4.4	4.499		4.4		4.4		
VOH	VI = VIH or VIL		6 V	5.9	5.999		5.9		5.9		V
		$I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		
		$I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.8		5.2		5.34		
	VI = VIH or VIL	l _{OL} = 20 μA	2 V		0.002	0.1		0.1	-	0.1	V
			4.5 V		0.001	0.1		0.1		0.1	
VOL			6 V		0.001	0.1		0.1		0.1	
		I _{OL} = 4 mA	4.5 V		0.17	0.26		0.4		0.33	
		I _{OL} = 5.2 mA	6 V		0.15	0.26		0.4		0.33	
1	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000		±1000	nA
lcc	$V_I = V_{CC}$ or 0,	IO = 0	6 V			8		160		80	μA
C _i			2 V to 6 V		3	10		10		10	pF

SCLS121A - DECEMBER 1982 - REVISED JANUARY 1996

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			V	T _A =	25°C	SN54H	IC191	SN74H	IC191	
			Vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	0	4.2	0	2.8	0	3.3	
f _{clock} Clock frequency		4.5 V	0	21	0	14	0	17	MHz	
			6 V	0	24	0	16	0	19	
			2 V	120		180		150		
		LOAD low	4.5 V	24		36	***	30		
tw	Pulse duration		6 V	21		31		26	*	
***	, also dalation		2 V	120		180		150		ns
		CLK high or low	4.5 V	24		36		30		
			6 V	21		31		26		
			2 V	150		230		188		***
		Data before LOAD ↑	4.5 V	30		46		38		ns
			6 V	25		38		32		
	Setup time	CTEN before CLK1	2 V	205		306		255		
			4.5 V	41		61		51		
t _{su}			6 V	35		53		44		
'Su		D/Ū before CLK↑	2 V	205		306		255		
			4.5 V	41		61		51		
			6 V	35		53		44		
		LOAD inactive before CLK↑	2 V	150		225		190		
			4.5 V	30		45		38		
			6 V	25		38		32		
			2 V	5		5		5		
		Data after LOAD↑	4.5 V	5		5		5		
			6 V	5		5		5		
			2 V	5		5		5		
^t h	Hold time	CTEN after CLK↑	4.5 V	5		5		5		ns
			6 V	5		5		5		
		_	2 V	5		5		5		
		D/Ū after CLK↑	4.5 V	5		5		5		
			6 V	5		5		5		



SCLS121A - DECEMBER 1982 - REVISED JANUARY 1996

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	T,	A = 25°C	;	SN54F	IC191	SN74H	C191		
ranawit ith	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			2 V	4.2	8		2.8		3.3			
f _{max}			4.5 V	21	42		14		17		MHz	
			6 V	24	48		16		19	-		
		Any Q	2 V		130	264		396		330		
	LOAD		4.5 V		40	53		79		66		
			6 V		33	45		67		56		
			2 V		135	240		360	_	300		
,	A, B, C, or D	Q _A , Q _B , Q _C , or Q _D	4.5 V		36	48		72		60		
		V. 40	6 V		30	41		61		51		
		RCO	2 V		58	120		180		150		
	CLK		4.5 V		17	24		36		30		
			6 V		14	21		31	-	26		
		Any Q	2 V		107	192		288		240		
			4.5 V		31	38		58		48		
t			6 V		26	32		49		41		
t _{pd}		MAX/MIN		2 V		123	252		378		315	ns
			4.5 V		39	50	-	76		63		
			6 V		32	43		65		54		
	**		2 V		102	228		342		285		
		RCO	4.5 V		29	46		68		57		
	D/ U		6 V		24	38		59		49		
			2 V		86	192		288	-	240		
		MAX/MIN	4.5 V		24	38		58		48		
			6 V		20	32		49		41		
			2 V		50	132		198		165		
	CTEN	RCO	4.5 V		15	26		40		33		
			6 V		13	23		34		28		
			2 V		38	75		110		95		
t _t		Any	4.5 V		8	15		22		19	ns	
			6 V		6	13		19		16		

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	50	pF



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z_O = 50 Ω, t_Γ = 6 ns, t_f = 6 ns.
- C. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

