

FEATURES/BENEFITS

- Pin and function compatible with T.I. Widebus™ and IDT Double-Density™ families
- CMOS power levels: <1 μ W typical standby
- SSOP (PV) and TSSOP (PA) packages
- Low output skew: 0.5ns t_{SK(O)}
- Flow-through pinout for easy layout
- Power off disable allows hot plugging
- Industrial temperature: -40°C to +85°C
- Input hysteresis for noise immunity
- Multiple power and ground pins for low noise

FCT16952T

- High drive standard FCT-T outputs:
 $I_{OL} = +64mA$, $I_{OH} = -32mA$
- Incident switching for driving buses and large loads

FCT162952T

- Balanced output drivers: $\pm 24mA$
- Reduced switching noise for point to point signals

DESCRIPTION

The FCT16952 family of products are 16-bit bus register transceivers with three-state outputs that are ideal for driving address and data buses. Two independent 8-bit registered transceivers are used to permit independent control of data flow in either direction. Easy board layout is facilitated by the use of flow-through pinouts and byte enable controls provide architectural flexibility for systems designers. All outputs have ground bounce suppression circuitry (see QSI Application Note AN-01) and many power and ground pins provide low ground bounce. To accommodate hot-plug or live insertion applications, both versions of this product were designed not to load an active bus when V_{CC} is removed. In applications where bus signals are point-to-point or driving light capacitance loads, the balanced drive FCT162952 is recommended.

Figure 1. Functional Block Diagram




Figure 2. Pin Configuration (All Pins Top View)

SSOP, TSSOP	
1OEAB	1
1CLKAB	2
1CEAB	3
GND	4
1A1	5
1A2	6
V _{CC}	7
1A3	8
1A4	9
1A5	10
GND	11
1A6	12
1A7	13
1A8	14
2A1	15
2A2	16
2A3	17
GND	18
2A4	19
2A5	20
2A6	21
V _{CC}	22
2A7	23
2A8	24
GND	25
2CEAB	26
2CLKAB	27
2OEAB	28
	56
	55
	54
	53
	52
	51
	50
	49
	48
	47
	46
	45
	44
	43
	42
	41
	40
	39
	38
	37
	36
	35
	34
	33
	32
	31
	30
	29
	1OEBA
	1CLKBA
	1CEBA
	GND
	1B1
	1B2
	V _{CC}
	1B3
	1B4
	1B5
	GND
	1B6
	1B7
	1B8
	2B1
	2B2
	2B3
	2B4
	2B5
	2B6
	V _{CC}
	2B7
	2B8
	GND
	2CEBA
	2CLKBA
	2OEBA

Table 1. Pin Description

Name	Description
x \overline{OEAB}	A to B Output Enable Inputs (Active LOW)
x \overline{OEBA}	B to A Output Enable Inputs (Active LOW)
x \overline{CEAB}	A to B Enable Inputs (Active LOW)
x \overline{CEBA}	B to A Enable Inputs (Active LOW)
xCLKAB	A to B Clock Inputs
xCLKBA	B to A Clock Inputs
xAx	A to B Data Inputs or B to A 3 State Outputs
xBx	B to A Data Inputs or A to B 3 State Outputs

Table 2. Function Table^(1,2)

Inputs				Outputs
x \overline{CEAB}	xCLKAB	x \overline{OEAB}	xAx	xBx
H	X	L	X	B ⁽³⁾
X	L	L	X	B ⁽³⁾
L	↑	L	L	L
L	↑	L	H	H
X	X	H	X	Z

Notes:

1. ↑ = LOW-to-HIGH Transition
H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
2. A-to-B data flow shown: B-to-A flow control is the same, except using x \overline{CEBA} , xCLKBA, and x \overline{OEBA} .
3. Level of B before the indicated steady-state input conditions were established.

Table 3. Absolute Maximum Ratings

Supply Voltage to Ground	-0.5V to +7.0V
DC Output Voltage V_{OUT}	-0.5V to +7.0V
DC Input Voltage V_{IN}	-0.5V to +7.0V
AC Input Voltage (for a pulse width $\leq 20\text{ns}$)	-3.0V
DC Input Diode Current with $V_{IN} < 0$	-20mA
DC Output Diode Current with $V_{OUT} < 0$	-50mA
DC Output Current Max. Sink Current/Pin	120mA
Maximum Power Dissipation	1.0 watts
T_{STG} Storage Temperature	-65° to +150°C

Note: Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to this device resulting in functional or reliability type failures.

Table 4. Recommended Operating Conditions

Symbol	Parameter	Min	Max	Unit
V_{CC}	Supply Voltage	4.5	5.5	V
V_{IN}	Input Voltage	-0.5	5.5	V
V_{OUT}	Voltage Applied to Output or I/O	0	V_{CC}	V
$\Delta t/\Delta v$	Input Transition Slew Rate	—	10	ns/V
T_A	Operating Free Air Temperature	-40	+85	°C

Table 5. DC Electrical Characteristics Over Operating Range

Recommended Operating Conditions apply unless otherwise noted.

Symbol	Parameter	Test Conditions ⁽¹⁾	Min	Typ ⁽²⁾	Max	Unit
V_{IH}	Input HIGH Voltage	Logic HIGH for All Inputs	2.0	—	—	V
V_{IL}	Input LOW Voltage	Logic LOW for All Inputs	—	—	0.8	V
ΔV_T	Input Hysteresis	$V_{TLH} - V_{THL}$ for All Inputs ⁽⁴⁾	—	100	—	mV
$ I_{IH} $ $ I_{IL} $	Input Current Input HIGH or LOW	$V_{CC} = \text{Max.}, 0 \leq V_{IN} < V_{CC}$	—	—	1	µA
$ I_{OZ} $	Off-State Output Current (Hi-Z)	$V_{CC} = \text{Max.}, 0 \leq V_{OUT} \leq V_{CC}$	—	—	1	µA
$ I_{OFF} $	Power off leakage	$V_{CC} = 0\text{V}, V_{IN/OUT} \leq 4.5\text{V}^{(5)}$	—	—	1	µA
I_{OS}	Short Circuit Current	$V_{CC} = \text{Max.}, V_{OUT} = \text{GND}^{(3,4)}$	-80	-140	-225	mA
V_{IK}	Input Clamp Voltage	$V_{CC} = \text{Min.}, I_{IN} = -18\text{mA}$	—	-0.7	-1.2	V

Notes:

- For conditions shown as Min. or Max. use appropriate value specified under Recommended Operating Conditions for the applicable device type.
- Typical values indicate $V_{CC} = 5.0\text{V}$ and $T_A = 25^\circ\text{C}$.
- Not more than one output should be tested at one time. Duration of test should not exceed one second.
- These parameters are guaranteed by design but not tested.
- The test limit for this parameter is $\pm 5\mu\text{A}$ at $T_A = -55^\circ\text{C}$

Table 6. Capacitance

$T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$, $V_{IN} = 0\text{V}$, $V_{OUT} = 0\text{V}$

Pins	Typ	Max	Unit
All	6.0	9.0	pF

Table 7. Output Drive Characteristics for FCT16952T

Symbol	Parameter	Test Conditions ⁽¹⁾		Min	Typ ⁽²⁾	Max	Unit
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -3\text{mA}$	2.5	3.4	—	V
			$I_{OH} = -15\text{mA}$	2.4	3.2	—	V
			$I_{OH} = -32\text{mA}^{(4)}$	2.0	3.0	—	V
V_{OL}	Output LOW Voltage	$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 64\text{mA}$	—	0.3	0.55	V

Table 8. Output Drive Characteristics for FCT162952T

Symbol	Parameter	Test Conditions ⁽¹⁾		Min	Typ ⁽²⁾	Max	Unit
I_{ODL}	Output LOW Current	$V_{CC} = 5\text{V}$, $V_{IN} = V_{IH}$ or V_{IL} $V_{OUT} = 1.5\text{V}^{(3)}$		60	115	200	mA
I_{ODH}	Output HIGH Current	$V_{CC} = 5\text{V}$, $V_{IN} = V_{IH}$ or V_{IL} $V_{OUT} = 1.5\text{V}^{(3)}$		-60	-115	-200	mA
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -24\text{mA}$	2.4	3.1	—	V
V_{OL}	Output LOW Voltage	$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 24\text{mA}$	—	0.3	0.55	V

Notes:

1. For conditions shown as Min. or Max. use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values indicate $V_{CC} = 5.0\text{V}$ and $T_A = 25^\circ\text{C}$.
3. Not more than one output should be shorted and the duration is ≤ 1 second.
4. Duration of the condition should not exceed one second.

Table 9. Power Supply Characteristics

Symbol	Parameter	Test Conditions ⁽¹⁾	Typ ⁽²⁾	Max	Unit
I_{CCL} I_{CCH} I_{CCZ}	Quiescent Power Supply Current	$V_{CC} = \text{Max.}, V_{IN} = \text{GND or } V_{CC}$	5	500	μA
ΔI_{CC}	Supply Current per Input @ TTL HIGH	$V_{CC} = \text{Max.}, V_{IN} = 3.4V^{(3)}$	0.5	1.5	mA
Q_{CCD}	Supply Current per Input per MHz ⁽⁴⁾	$V_{CC} = \text{Max.}, \text{Outputs Open One Bit Toggling @ 50% Duty Cycle}$ $x\overline{OEAB} = x\overline{CEAB} = \text{GND}$	75	120	$\mu\text{A}/\text{MHz}$
I_C	Total Power Supply Current ⁽⁶⁾	$V_{CC} = \text{Max.}, \text{Outputs Open One Bit Toggling @ 50% Duty Cycle}$ $f_I = 5\text{MHz},$ $f_{CP} = 10\text{MHz (xCLKAB)}$ $x\overline{OEAB} = x\overline{CEAB} = \text{GND}$ $x\overline{OEBA} = V_{CC}$	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	0.8	1.7 ⁽⁵⁾ mA
		$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	1.3	3.2 ⁽⁵⁾ mA	
		$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	3.8	6.5 ⁽⁵⁾ mA	
		$V_{IN} = 3.4 V$ $V_{IN} = \text{GND}$	8.3	20 ⁽⁵⁾ mA	

Notes:

- For conditions shown as Min. or Max., use the appropriate values specified under Recommended Operating Conditions for applicable device type.
- Typical values are at $V_{CC} = 5.0\text{V}$, +25°C ambient.
- Per TTL driven input ($V_{IN} = 3.4V$). All Other Inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I_C formula. These limits are guaranteed by design but not tested.
- $I_C = I_{QUIESCENT} + I_{INPUTS} = I_{DYNAMIC}$.

$$I_C = I_{CQQ} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP} N_{CP}/2 + f_I N_I)$$

I_{CQQ} = Quiescent Current (I_{CCL} , I_{CCH} , and I_{CCZ}).

ΔI_{CC} = Power Supply Current for a TTL-High Input ($V_{IN} = 3.4V$).

D_H = Duty Cycle for TTL High Inputs.

N_T = Number of TTL High Inputs.

I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL).

f_{CP} = Clock Frequency for Register devices (Zero for Non-Register Devices).

N_{CP} = Number of Clock Inputs at f_{CP} .

f_I = Input Frequency.

N_I = Number of Inputs at f_I .

Table 10. Switching Characteristics Over Operating Range

Recommended Operating Ranges apply unless otherwise specified.

 $C_{LOAD} = 50\text{pF}$, $R_{LOAD} = 500\Omega$ unless otherwise noted.

Symbol	Description ⁽¹⁾	FCT16952AT FCT162952AT		FCT16952BT FCT162952BT		FCT16952CT FCT162952CT		Unit
		Min	Max	Min	Max	Min	Max	
t_{PHL}	Propagation Delay $xCLKAB$, $xCLKBA$ to xAx , xBx	2.0	10.0	2.0	7.5	2.0	6.3	ns
t_{PLH}								
t_{PZH}	Output Enable Time $xOEBA$, $xOEAB$ to xAx , xBx	1.5	10.5	1.5	8.0	1.5	7.0	ns
t_{PZL}								
t_{PHZ}	Output Disable Time ⁽²⁾ $xOEBA$, $xOEAB$ to xAx , xBx	1.5	10.0	1.5	7.5	1.5	6.5	ns
t_{PLZ}								
t_{SU}	Setup Time HIGH or LOW xAx , xBx to $xCLKAB$, $xCLKBA$	2.5	—	2.5	—	2.5	—	ns
t_H	Hold Time HIGH or LOW xAx , xBx to $xCLKAB$, $xCLKBA$	2.0	—	1.5	—	1.5	—	ns
t_{SU}	Setup Time HIGH or LOW $xCEBA$, $xCEAB$ to $xCLKAB$, $xCLKBA$	3.0	—	3.0	—	3.0	—	ns
t_H	Hold Time HIGH or LOW $xCEBA$, $xCEAB$ to $xCLKAB$, $xCLKBA$	2.0	—	2.0	—	2.0	—	ns
t_W	Pulse Width LOW $xCLKAB$ or $XCLKBA$ ⁽²⁾	3.0	—	3.0	—	3.0	—	ns
$t_{SK(O)}$	Output Skew ⁽³⁾	—	0.5	—	0.5	—	0.5	ns

Notes:

1. Minimums guaranteed but not tested. See Test Circuit and Waveforms.
2. This parameter is guaranteed but not production tested.
3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design but not tested.