


## Smart push-button on/off controller with Smart Reset™ and power-on lockout

Datasheet - production data



- Industrial operating temperature -40 to +85 °C
- Available in TDFN12 2 x 3 mm package

### Applications

- Wearable
- Activity tracker
- Smartwatch
- Smartglasses

### Features

- Operating voltage 1.6 V to 5.5 V
- Low standby current of 0.6  $\mu$ A
- Adjustable Smart Reset™ assertion delay time driven by external  $C_{SRD}$
- Power-up duration determined primarily by push-button press
- Debounced  $\overline{PB}$  and  $\overline{SR}$  inputs
- $\overline{PB}$  and  $\overline{SR}$  ESD inputs withstand voltage up to  $\pm 15$  kV (air discharge)  $\pm 8$  kV (contact discharge)
- Active high or active low enable output option ( $\overline{EN}$  or  $\overline{EN}$ ) provides control of MOSFET, DC-DC converter, regulator, etc.
- Secure startup, interrupt, Smart Reset™ or power-down driven by push-button
- Precise 1.5 V voltage reference with 1% accuracy

**Table 1. Device summary**

Device	$\overline{RST}$	$C_{SRD}$	$\overline{PB} / \overline{SR}$	$\overline{EN}$ or $\overline{EN}$	$\overline{INT}$	Startup process
SRC0	open drain <sup>(1)</sup>	3	3	push-pull	open drain <sup>(1)</sup>	$\overline{PB}$ must be held low until the $PS_{HOLD}$ <sup>(2)</sup> confirmation

1. External pull-up resistor needs to be connected to open drain outputs.

2. For a successful startup, the  $PS_{HOLD}$  (Power Supply Hold) needs to be pulled high within specific time,  $t_{ON\_BLANK}$ .

---

# Contents

1	Description .....	5
2	Pin descriptions .....	9
3	Operation .....	12
4	Waveforms .....	14
5	Typical operating characteristics .....	28
6	Maximum ratings .....	38
7	DC and AC characteristics .....	39
8	Package mechanical data .....	42
9	Product selector .....	46
10	Revision history .....	47

## List of tables

Table 1.	Device summary . . . . .	1
Table 2.	Pin descriptions . . . . .	7
Table 3.	Absolute maximum ratings . . . . .	38
Table 4.	Operating and AC measurement conditions. . . . .	39
Table 5.	DC and AC characteristics . . . . .	39
Table 6.	TDFN12 (2 x 3 mm) package mechanical data . . . . .	43
Table 7.	Carrier tape dimensions for TDFN12 (2 x 3 mm) package . . . . .	45
Table 8.	SRC0 product selector . . . . .	46
Table 9.	Document revision history . . . . .	47

## List of figures

Figure 1.	Application hookup	5
Figure 2.	Basic functionality (option with enable deassertion after long push)	6
Figure 3.	Basic functionality (option with $\overline{\text{RST}}$ assertion after long push)	6
Figure 4.	Logic diagram	6
Figure 5.	TDFN12 pin connections	7
Figure 6.	Block diagram	8
Figure 7.	Successful power-up on SRC0 ( $\overline{\text{PB}}$ released prior to $t_{\text{ON\_BLANK}}$ expiration)	14
Figure 8.	Successful power-up on SRC0 ( $t_{\text{ON\_BLANK}}$ expires prior to PB release)	15
Figure 9.	Unsuccessful power-up on SRC0 (PB released prior to $t_{\text{ON\_BLANK}}$ )	16
Figure 10.	Unsuccessful power-up on SRC0 ( $t_{\text{ON\_BLANK}}$ expires prior to PB release)	17
Figure 11.	Successful power-up on SRC0	18
Figure 12.	Unsuccessful power-up on SRC0	19
Figure 13.	Power-up on STM660x with voltage dropout	20
Figure 14.	$\overline{\text{PB}}$ interrupt	21
Figure 15.	Long push, $\overline{\text{PB}}$ pressed first	22
Figure 16.	Long push, SR pressed first	22
Figure 17.	Invalid long push	23
Figure 18.	Long push (option with $\overline{\text{RST}}$ assertion)	24
Figure 19.	Long push (option with enable deassertion)	25
Figure 20.	Undervoltage detected for $<t_{\text{SRD}}$	26
Figure 21.	Undervoltage detected for $>t_{\text{SRD}}$	26
Figure 22.	$\overline{\text{PB}}_{\text{OUT}}$ output waveform	27
Figure 23.	Supply current vs. temperature, normal state	28
Figure 24.	Supply current vs. temperature, standby state	28
Figure 25.	Supply current vs. supply voltage, normal state	29
Figure 26.	Supply current vs. supply voltage, standby state	29
Figure 27.	Threshold vs. temperature, $V_{\text{TH+}} = 3.4 \text{ V (typ.)}$	30
Figure 28.	Threshold hysteresis vs. temperature, $V_{\text{HYST}} = 200 \text{ mV (typ.)}$	30
Figure 29.	Debounce period vs. supply voltage	31
Figure 30.	$C_{\text{SRD}}$ charging current vs. temperature, $V_{\text{CC}} = 3.6 \text{ V}$	31
Figure 31.	Output low voltage vs. output low current, $T_{\text{A}} = 25 \text{ }^{\circ}\text{C}$	32
Figure 32.	Output high voltage vs. output high current, $T_{\text{A}} = 25 \text{ }^{\circ}\text{C}$	32
Figure 33.	Output voltage vs. supply voltage, $I_{\text{OUT}} = 1 \text{ mA}$ , $T_{\text{A}} = 25 \text{ }^{\circ}\text{C}$	33
Figure 34.	Input voltage vs. temperature	33
Figure 35.	Reference output voltage vs. temperature, $V_{\text{CC}} = 2.0 \text{ V}$	34
Figure 36.	Reference output voltage vs. load current, $V_{\text{CC}} = 2.0 \text{ V}$ , $T_{\text{A}} = 25 \text{ }^{\circ}\text{C}$	34
Figure 37.	Reference output voltage vs. supply voltage, $T_{\text{A}} = 25 \text{ }^{\circ}\text{C}$	35
Figure 38.	Reference startup, $I_{\text{REF}} = 15 \text{ } \mu\text{F}$ , $T_{\text{A}} = 25 \text{ }^{\circ}\text{C}$	35
Figure 39.	Reference response to steps on supply voltage, $I_{\text{REF}} = 15 \text{ } \mu\text{A}$ , $T_{\text{A}} = 25 \text{ }^{\circ}\text{C}$	36
Figure 40.	Reference response to steps in load current, $V_{\text{CC}} = 3.6 \text{ V}$ , $T_{\text{A}} = 25 \text{ }^{\circ}\text{C}$	37
Figure 41.	TDFN12 (2 x 3 mm) package outline	43
Figure 42.	TDFN12 (2 x 3 mm) recommended footprint	44
Figure 43.	Carrier tape for TDFN12 (2 x 3 mm) package	45

# 1 Description


The SRC0 devices monitor the state of connected push-button(s) as well as sufficient supply voltage. An enable output controls power for the application through the MOSFET transistor, DC-DC converter, regulator, etc. If the supply voltage is above a precise voltage threshold, the enable output can be asserted by a simple press of the button. Factory-selectable supply voltage thresholds are determined by highly accurate and temperature-compensated references. An interrupt is asserted by pressing the push-button during normal operation and can be used to request a system power-down. The interrupt is also asserted if undervoltage is detected. By a long push of one button ( $\overline{PB}$ ) or two buttons ( $\overline{PB}$  and  $\overline{SR}$ ) either a reset is asserted or power for the application is disabled depending on the option used.

The device also offers additional features such as precise 1.5 V voltage reference with very tight accuracy of 1%, separate output indicating undervoltage detection and separate output for distinguishing between interrupt by push-button or undervoltage.

The device consumes very low current of 6  $\mu\text{A}$  during normal operation and only 0.6  $\mu\text{A}$  current during standby.


The SRC0 is available in the TDFN12 package and is offered in several options among features such as selectable threshold, hysteresis, timeouts, output types, etc.

**Figure 1. Application hookup**




1. A resistor is required for open drain output type only. A 10 k $\Omega$  pull-up is sufficient in most applications.
2. Capacitor  $C_{REF}$  is mandatory on  $V_{REF}$  output (even if  $V_{REF}$  is not used). Capacitor value of 1  $\mu\text{F}$  is recommended.
3. For the SRC0 the processor has to confirm the proper power-on during the fixed time period,  $t_{ON\_BLANK}$ . This failsafe feature prevents the user from turning on the system when there is a faulty power switch or an unresponsive microprocessor.

**Figure 2. Basic functionality (option with enable deassertion after long push)**




1. For power-up the battery voltage has to be above  $V_{TH+}$  threshold.

**Figure 3. Basic functionality (option with  $\overline{RST}$  assertion after long push)**



1. For power-up the battery voltage has to be above  $V_{TH+}$  threshold.


**Figure 4. Logic diagram**



**Table 2. Pin descriptions**


Pin n°	Symbol	Function
1	$V_{CC}$	Power supply input
2	$\overline{SR}$	Smart Reset™ button input
3	$V_{REF}$	Precise 1.5 V voltage reference
4	$PS_{HOLD}$	$PS_{HOLD}$ input
5	$C_{SRD}$	Adjustable Smart Reset™ delay time input
6	$\overline{PB}$	Push-button input
7	$\overline{VCC}_{LO}$	Output for high threshold comparator output ( $V_{TH+}$ )
8	$PB_{OUT}$	Status of $\overline{PB}$ push-button input
9	EN or $\overline{EN}$	Enable output
10	RST	Reset output
11	INT	Interrupt output
12	GND	Ground

**Figure 5. TDFN12 pin connections**



AM00245v1

Figure 6. Block diagram



AM00237v3

1. Internal pull-up resistor connected to  $\overline{PB}$  input (see [Table 5](#) for precise specifications).
2. Optional internal pull-up resistor connected to  $\overline{SR}$  input (see [Table 5](#) for precise specifications).
3. Internal pull-down resistor is connected to  $\overline{PS\_HOLD}$  input only during startup (see [Figure 7](#), [8](#), [9](#), [10](#), [11](#), [12](#), [13](#), and [18](#)).



## 2 Pin descriptions

$V_{CC}$  - power supply input

$V_{CC}$  is monitored during startup and normal operation for sufficient voltage level. Decouple the  $V_{CC}$  pin from ground by placing a 0.1  $\mu\text{F}$  capacitor as close to the device as possible.

$\overline{\text{SR}}$  - Smart Reset™ button input

This input is equipped with voltage detector with a factory-trimmed threshold and has  $\pm 8$  kV HBM ESD protection.

Both  $\overline{\text{PB}}$  and  $\overline{\text{SR}}$  buttons have to be pressed and held for  $t_{\text{SRD}}$  period so the long push is recognized and the reset is asserted (or the enable output is deasserted depending on the option) - see [Figure 13](#), [14](#), and [15](#).

Active low  $\overline{\text{SR}}$  input is usually connected to GND through the momentary push-button (see [Figure 1](#)) and it has an optional 100 k $\Omega$  pull-up resistor. It is also possible to drive this input using an external device with either open drain (recommended) or push-pull output. Open drain output can be connected in parallel with push-button or other open drain outputs, which is not possible with push-pull output.  $\overline{\text{SR}}$  input is monitored for falling edge after power-up and must not be grounded permanently.

$V_{\text{REF}}$  - external precise 1.5 V voltage reference

This 1.5 V voltage reference is specified with very tight accuracy of 1% (see [Table 5](#)). It has proper output voltage as soon as the reset output is deasserted (i.e. after  $t_{\text{REC}}$  expires) and it is disabled when the device enters standby mode. A mandatory capacitor needs to be connected to  $V_{\text{REF}}$  output (even if  $V_{\text{REF}}$  is not used). Capacitor value of 1  $\mu\text{F}$  is recommended.

$\text{PS}_{\text{HOLD}}$  input

This input is equipped with a voltage detector with a factory-trimmed threshold. It is used to confirm correct power-up of the device (if EN or  $\overline{\text{EN}}$  is not asserted) or to initiate a shutdown (if EN or  $\overline{\text{EN}}$  is asserted).

Forcing  $\text{PS}_{\text{HOLD}}$  high during power-up confirms the proper start of the application and keeps enable output asserted. Because most processors have outputs in high-Z state before initialization, an internal pull-down resistor is connected to  $\text{PS}_{\text{HOLD}}$  input during startup (see [Figure 7](#), [8](#), [9](#), [10](#), [11](#), [12](#), [13](#), and [18](#)).

Forcing the  $\text{PS}_{\text{HOLD}}$  signal low during normal operation deasserts the enable output (see [Figure 12](#)). Input voltage on this pin is compared to an accurate voltage reference.

$\text{C}_{\text{SRD}}$  - Smart Reset™ delay time input

A capacitor to ground determines the additional time ( $t_{\text{SRD}}$ ) that  $\overline{\text{PB}}$  with  $\overline{\text{SR}}$  must be pressed and held before a long push is recognized. The connected  $\text{C}_{\text{SRD}}$  capacitor is charged with  $I_{\text{SRD}}$  current. Additional Smart Reset™ delay time  $t_{\text{SRD}}$  ends when voltage on the  $\text{C}_{\text{SRD}}$  capacitor reaches the  $V_{\text{SRD}}$  voltage threshold. It is recommended to use a low ESR capacitor (e.g. ceramic). If the capacitor is not used, leave the  $\text{C}_{\text{SRD}}$  pin open. If no capacitor is connected, there is no  $t_{\text{SRD}}$  and a long push is recognized right after  $t_{\text{INT\_Min}}$  expires (see [Figure 18](#) and [19](#)).

$\overline{\text{PB}}$  - power ON switch

This input is equipped with a voltage detector with a factory-trimmed threshold and has  $\pm 8$  kV HBM ESD protection.

When the  $\overline{\text{PB}}$  button is pressed and held, the battery voltage is detected and EN (or  $\overline{\text{EN}}$ ) is asserted if the battery voltage is above the threshold  $V_{\text{TH+}}$  during the whole  $t_{\text{DEBOUNCE}}$  period (see [Figure 13](#)).

A short push of the push-button during normal operation can initiate an interrupt through debounced INT output (see [Figure 14](#)) and a long push of PB and SR simultaneously can either assert reset output RST (see [Figure 18](#)) or deassert the EN or  $\overline{\text{EN}}$  output (see [Figure 19](#)) based on the option used.

*Note:* A switch to GND must be connected to this input (e.g. mechanical push-button, open drain output of external circuitry, etc.), see [Figure 1](#). This ensures a proper startup signal on PB (i.e. a transition from full  $V_{\text{CC}}$  below specified  $V_{\text{IL}}$ ). PB input has an internal 100 k $\Omega$  pull-up resistor connected.

$\overline{\text{VCC}}_{\text{LO}}$  - high threshold detection output

During power-up,  $\overline{\text{VCC}}_{\text{LO}}$  is low when  $V_{\text{CC}}$  supply voltage is below the  $V_{\text{TH+}}$  threshold. After successful power-up (i.e. during normal operation)  $\overline{\text{VCC}}_{\text{LO}}$  is low anytime undervoltage is detected (see [Figure 13](#)).

Output type is active low and open drain by default. Open drain output type requires a pull-up resistor. A 10 k $\Omega$  is sufficient in most applications.

$\overline{\text{VCC}}_{\text{LO}}$  is floating when SRC0 is in standby mode.

$\overline{\text{PB}}_{\text{OUT}}$  -  $\overline{\text{PB}}$  input state

If the push-button  $\overline{\text{PB}}$  is pressed, the pin stays low during the  $t_{\text{DEBOUNCE}}$  time period. If  $\overline{\text{PB}}$  is asserted for the entire  $t_{\text{DEBOUNCE}}$  period,  $\overline{\text{PB}}_{\text{OUT}}$  will then stay low for at least  $t_{\text{INT\_Min}}$ . If  $\overline{\text{PB}}$  is asserted after  $t_{\text{INT\_Min}}$  expires,  $\overline{\text{PB}}_{\text{OUT}}$  will return high as soon as  $\overline{\text{PB}}$  is deasserted (see [Figure 22](#)).  $\overline{\text{PB}}_{\text{OUT}}$  ignores  $\overline{\text{PB}}$  assertion during an undervoltage condition. At startup on the SRC0  $\overline{\text{PB}}_{\text{OUT}}$  will respond only to the first  $\overline{\text{PB}}$  assertion and any other assertion will be ignored until  $t_{\text{ON\_BLANK}}$  expires. This output is active low and open drain by default. Open drain output type requires a pull-up resistor. A 10 k $\Omega$  is sufficient in most applications.

EN or  $\overline{\text{EN}}$  - enable output

This output is intended to enable system power (see [Figure 1](#)). EN is asserted **high** after a valid turn-on event has been detected and confirmed (i.e. push-button has been pressed and held for  $t_{\text{DEBOUNCE}}$  or more and  $V_{\text{CC}} > V_{\text{TH+}}$  voltage level has been detected - see [Figure 13](#)). EN is released **low** if any of the conditions below occur:

- the push-button is released before  $\text{PS}_{\text{HOLD}}$  is driven high.
- $\text{PS}_{\text{HOLD}}$  is driven low during normal operation (see [Figure 14](#)).
- an undervoltage condition is detected for more than  $t_{\text{SRD}} + t_{\text{INT\_Min}} + t_{\text{DEBOUNCE}}$  (see [Figure 21](#)).
- a long push of the buttons is detected (only for the device with option "EN deasserted by long push" - see [Figure 19](#)) or  $\text{PS}_{\text{HOLD}}$  is not driven high during  $t_{\text{ON\_BLANK}}$  after a long push of the buttons (only for the device with option "RST asserted by long push" - see [Figure 18](#)).

Described logic levels are inverted in case of  $\overline{\text{EN}}$  output. Output type is push-pull by default.

$\overline{\text{RST}}$  - reset output

This output pulls low for  $t_{\text{REC}}$ :

- during startup.  $\overline{\text{PB}}$  has been pressed (falling edge on the  $\overline{\text{PB}}$  detected) and held for at least  $t_{\text{DEBOUNCE}}$  and  $V_{\text{CC}} > V_{\text{TH+}}$  (see [Figure 7, 8, 9, 10, 11, 12](#) and [13](#) for more details).
- after long push detection (valid only for the device with option " $\overline{\text{RST}}$  asserted by long push").  $\overline{\text{PB}}$  has been pressed (falling edge on the  $\overline{\text{PB}}$  detected) and held for more than  $t_{\text{DEBOUNCE}} + t_{\text{SRD}}$  (additional Smart Reset™ delay time can be adjusted by the external capacitor  $C_{\text{SRD}}$ ) - see [Figure 18](#).

Output type is active low and open drain by default. Open drain output type requires a pull-up resistor. A 10 k $\Omega$  is sufficient in most applications.

$\overline{\text{INT}}$  - interrupt output

While the system is under normal operation ( $\text{PS}_{\text{HOLD}}$  is driven high, power for application is asserted), the  $\overline{\text{INT}}$  is driven **low** if:

- $V_{\text{CC}}$  falls below  $V_{\text{TH-}}$  threshold (i.e. undervoltage is detected - see [Figure 20](#) and [21](#)).
- the falling edge on the  $\overline{\text{PB}}$  is detected and the push-button is held for  $t_{\text{DEBOUNCE}}$  or more.  $\overline{\text{INT}}$  is driven low after  $t_{\text{DEBOUNCE}}$  and stays low as long as  $\overline{\text{PB}}$  is held. The  $\overline{\text{INT}}$  signal is held high during power-up.

The state of the  $\overline{\text{PB}}_{\text{OUT}}$  output can be used to determine if the interrupt was caused by either the assertion of the  $\overline{\text{PB}}$  input, or was due to the detection of an undervoltage condition on  $V_{\text{CC}}$ .

$\overline{\text{INT}}$  output is asserted low for at least  $t_{\text{INT\_Min}}$ .

Output type is active low and open drain by default. Open drain output type requires a pull-up resistor. A 10 k $\Omega$  is sufficient in most applications.

GND - ground

## 3 Operation

The SRC0 simplified smart push-button on/off controller with Smart Reset™ and power-on lockout enables and disables power for the application depending on push-button states, signals from the processor, and battery voltage.

### Power-on

Because most of the processors have outputs in high-Z state before initialization, an internal pull-down resistor is connected to PS<sub>HOLD</sub> input during startup (see [Figure 7](#), [8](#), [9](#), [10](#), [11](#), [12](#), [13](#), and [18](#)).

To power up the device the push-button  $\overline{\text{PB}}$  has to be pressed for at least  $t_{\text{DEBOUNCE}}$  and  $V_{\text{CC}}$  has to be above  $V_{\text{TH+}}$  for the whole  $t_{\text{DEBOUNCE}}$  period. If the battery voltage drops below  $V_{\text{TH+}}$  during the  $t_{\text{DEBOUNCE}}$ , the counter is reset and starts to count again when  $V_{\text{CC}} > V_{\text{TH+}}$  (see [Figure 13](#)). After  $t_{\text{DEBOUNCE}}$  the enable signal is asserted (EN goes high,  $\overline{\text{EN}}$  goes low), reset output  $\overline{\text{RST}}$  is asserted for  $t_{\text{REC}}$  and then the startup routine is performed by the processor. During initialization, the processor sets the PS<sub>HOLD</sub> signal high.

On the SRC0 the PS<sub>HOLD</sub> signal has to be set high prior to push-button release and  $t_{\text{ON\_BLANK}}$  expiration, otherwise the enable signal is deasserted (EN goes low,  $\overline{\text{EN}}$  goes high) - see [Figure 7](#), [8](#), [9](#), and [10](#). The time up to push-button release represents the maximum time allowed for the system to power up and initialize the circuits driving the PS<sub>HOLD</sub> input. If the PS<sub>HOLD</sub> signal is low at push-button release, the enable output is deasserted immediately, thus turning off the system power. If  $t_{\text{ON\_BLANK}}$  expires prior to push-button release, the PS<sub>HOLD</sub> state is checked at its expiration. This safety feature disables the power and prevents discharging the battery if the push-button is stuck or it is held for an unreasonable period of time and the application is not responding (see [Figure 8](#) and [10](#)).  $\overline{\text{PB}}$  status,  $\overline{\text{INT}}$  status and  $V_{\text{CC}}$  undervoltage detection are not monitored until power-up is completed.

### Push-button interrupt

If the device works under normal operation (i.e. PS<sub>HOLD</sub> is high) and the push-button  $\overline{\text{PB}}$  is pressed for more than  $t_{\text{DEBOUNCE}}$ , a negative pulse with minimum  $t_{\overline{\text{INT}}_{\text{Min}}}$  width is generated on the  $\overline{\text{INT}}$  output. By connecting  $\overline{\text{INT}}$  to the processor interrupt input (INT or NMI) a safeguard routine can be performed and the power can be shut down by setting PS<sub>HOLD</sub> low - see [Figure 14](#).

### Forced power-down mode

The PS<sub>HOLD</sub> output can be forced low anytime during normal operation by the processor and can deassert the enable signal - see [Figure 14](#).

### Undervoltage detection

If  $V_{\text{CC}}$  voltage drops below  $V_{\text{TH-}}$  voltage threshold during normal operation, the  $\overline{\text{INT}}$  output is driven low (see [Figure 20](#) and [Figure 21](#)).

If an undervoltage condition is detected for  $t_{\text{DEBOUNCE}} + t_{\overline{\text{INT}}_{\text{Min}}} + t_{\text{SRD}}$ , the enable output is deasserted (see [Figure 21](#)).

### Hardware reset or power-down while system not responding

If the system is not responding and the system hangs, the  $\overline{\text{PB}}$  and  $\overline{\text{SR}}$  push-button can be pressed simultaneously longer than  $t_{\text{DEBOUNCE}} + t_{\text{INT\_Min}} + t_{\text{SRD}}$ , and then

- a) either the reset output  $\overline{\text{RST}}$  is asserted for  $t_{\text{REC}}$  and the processor is reset (valid only for the device with option “ $\overline{\text{RST}}$  asserted by long push”) – see [Figure 18](#)
- b) or the power is disabled by EN or  $\overline{\text{EN}}$  signal (valid only for the device with option “EN deasserted by long push”) – see [Figure 19](#)


The  $t_{\text{SRD}}$  is set by the external capacitor connected to the  $\text{C}_{\text{SRD}}$  pin.  $\overline{\text{SR}}$  input is monitored for falling edge after power-up and must not be grounded permanently.

#### Standby

If the enable output is deasserted (i.e. EN is low or  $\overline{\text{EN}}$  is high), the STM660x device enters standby mode with low current consumption (see [Table 5](#)). In standby mode  $\overline{\text{PB}}$  input is only monitored for the falling edge. The external 1.5 V voltage reference is also disabled in standby mode.


# 4 Waveforms

Figure 7. Successful power-up on SRC0 ( $\overline{\text{PB}}$  released prior to  $t_{\text{ON\_BLANK}}$  expiration)




1.  $\overline{\text{PB}}$  detection on falling and rising edges.
2. Internal pull-down resistor 300 k $\Omega$  is connected to  $\text{PS}_{\text{HOLD}}$  input during power-up.
3.  $\text{EN}$  signal is high even after  $\overline{\text{PB}}$  release, because processor sets  $\text{PS}_{\text{HOLD}}$  signal high before  $\overline{\text{PB}}$  is released.

Figure 8. Successful power-up on SRC0 ( $t_{ON\_BLANK}$  expires prior to  $\overline{PB}$  release)



1.  $\overline{PB}$  detection on falling and rising edges.
2. Internal pull-down resistor 300 k $\Omega$  is connected to  $PS_{HOLD}$  input during power-up.
3.  $t_{ON\_BLANK}$  expires prior to  $\overline{PB}$  release so  $PS_{HOLD}$  is checked at its expiration.


Figure 9. Unsuccessful power-up on SRC0 ( $\overline{\text{PB}}$  released prior to  $t_{\text{ON\_BLANK}}$ )



1.  $\overline{\text{PB}}$  detection on falling and rising edges.
2. Internal pull-down resistor 300 k $\Omega$  is connected to  $\text{PS}_{\text{HOLD}}$  input during power-up.
3.  $\text{EN}$  signal goes low with  $\overline{\text{PB}}$  release, because processor did not force  $\text{PS}_{\text{HOLD}}$  signal high.




Figure 10. Unsuccessful power-up on SRC0 ( $t_{ON\_BLANK}$  expires prior to  $\overline{PB}$  release)




1.  $\overline{PB}$  detection on falling and rising edges.
2. Internal pull-down resistor 300 k $\Omega$  is connected to  $PS_{HOLD}$  input during power-up.
3.  $t_{ON\_BLANK}$  expires prior to  $\overline{PB}$  release so  $PS_{HOLD}$  is checked at its expiration.

Figure 11. Successful power-up on SRC0




1.  $\overline{PB}$  detection on falling edge.
2. Internal pull-down resistor 300 k $\Omega$  is connected to  $PS_{HOLD}$  input during power-up.
3.  $PS_{HOLD}$  signal is ignored during  $t_{ON\_BLANK}$ . When  $t_{ON\_BLANK}$  expires, the level of the  $PS_{HOLD}$  signal is high therefore the  $EN$  signal remains asserted.

Figure 12. Unsuccessful power-up on SRC0




1.  $\overline{PB}$  detection on falling edge.
2. Internal pull-down resistor 300 kΩ is connected to PS\_HOLD input during power-up.
3. PS\_HOLD signal is ignored during  $t_{ON\_BLANK}$ . When  $t_{ON\_BLANK}$  expires, the level of the PS\_HOLD signal is not high therefore the EN signal goes low. Even releasing the PB button after the  $t_{ON\_BLANK}$  will not prevent this.

Figure 13. Power-up on STM660x with voltage dropout




1.  $\overline{PB}$  detection on falling and rising edges.
2. Internal pull-down resistor 300 k $\Omega$  is connected to  $PS_{HOLD}$  input during power-up.
3.  $\overline{INT}$  signal is held high during power-up.

Figure 14.  $\overline{\text{PB}}$  interrupt




1.  $\overline{\text{PB}}$  detection on falling edge.

Figure 15. Long push,  $\overline{\text{PB}}$  pressed first



AM00257v1

Figure 16. Long push,  $\overline{\text{SR}}$  pressed first



AM00258v1

Figure 17. Invalid long push






Figure 18. Long push (option with  $\overline{\text{RST}}$  assertion)



1.  $t_{\text{SRD}}$  period is set by external capacitor  $C_{\text{SRD}}$ .
2.  $\overline{\text{PB}}$  ignored during  $t_{\text{INT\_Min}}$ .
3.  $\text{PS}_{\text{HOLD}}$  signal is ignored during  $t_{\text{ON\_BLANK}}$ . Its level is checked after  $t_{\text{ON\_BLANK}}$  expires and if it is high the EN signal remains asserted, otherwise EN goes low.
4. Internal pull-down resistor  $300\text{ k}\Omega$  is connected to  $\text{PS}_{\text{HOLD}}$  input during startup when device is reset.




Figure 19. Long push (option with enable deassertion)



1.  $t_{SRD}$  period is set by external capacitor  $C_{SRD}$ .
2.  $\overline{PB}$  ignored during  $t_{INT\_Min}$ .
3. After  $t_{SRD}$  expires EN is forced low.


Figure 20. Undervoltage detected for  $<t_{SRD}$



AM00254v1

1.  $V_{CC}$  goes above  $V_{TH+}$  within  $t_{SRD}$  thus power is not disabled after  $t_{SRD}$  expires.
2.  $t_{SRD}$  period is set by external capacitor  $C_{SRD}$ .


Figure 21. Undervoltage detected for  $>t_{SRD}$



AM00255v1

1. After  $t_{SRD}$  expires  $V_{CC}$  is still insufficient (below  $V_{TH+}$ ) thus power is disabled (EN goes low or  $\overline{EN}$  goes high).
2.  $t_{SRD}$  period is set by external capacitor  $C_{SRD}$ .

Figure 22.  $\overline{PB}_{OUT}$  output waveform



AM00256v1

1. Pulses on  $\overline{PB}$  shorter than glitch immunity are ignored.
2. Pulses on  $\overline{PB}$  shorter than  $t_{DEBOUNCE}$  are not recognized by  $\overline{PB}_{OUT}$ .
3. Minimum pulse width on  $\overline{PB}_{OUT}$  is  $t_{INT\_Min}$ .
4. If push-button is held longer than  $t_{DEBOUNCE} + t_{INT\_Min}$ ,  $\overline{PB}_{OUT}$  goes high when the push-button is released.

# 5 Typical operating characteristics

Figure 23. Supply current vs. temperature, normal state




Figure 24. Supply current vs. temperature, standby state




Figure 25. Supply current vs. supply voltage, normal state




Figure 26. Supply current vs. supply voltage, standby state




Figure 27. Threshold vs. temperature,  $V_{TH+} = 3.4\text{ V (typ.)}$




Figure 28. Threshold hysteresis vs. temperature,  $V_{HYST} = 200\text{ mV (typ.)}$




Figure 29. Debounce period vs. supply voltage




Figure 30.  $C_{SRD}$  charging current vs. temperature,  $V_{CC} = 3.6\text{ V}$






Figure 31. Output low voltage vs. output low current,  $T_A = 25\text{ }^\circ\text{C}$



Note: Characteristics valid for all the outputs ( $\overline{EN}$ ,  $\overline{EN}$ ,  $\overline{RST}$ ,  $\overline{INT}$ ,  $\overline{PB}_{OUT}$  and  $\overline{VCC}_{LO}$ ).


Figure 32. Output high voltage vs. output high current,  $T_A = 25\text{ }^\circ\text{C}$



Note: Characteristics valid for  $\overline{EN}$  and  $\overline{EN}$  outputs.




**Figure 33. Output voltage vs. supply voltage,  $I_{OUT} = 1\text{ mA}$ ,  $T_A = 25\text{ }^\circ\text{C}$**




Note: Characteristics valid for all the outputs ( $\overline{EN}$ ,  $\overline{EN}$ ,  $\overline{RST}$ ,  $\overline{INT}$ ,  $\overline{PB}_{OUT}$  and  $\overline{VCC}_{LO}$ ).

**Figure 34. Input voltage vs. temperature**




Note: Characteristics valid for  $\overline{PB}$ ,  $\overline{SR}$  and  $PS_{HOLD}$  inputs.

Figure 35. Reference output voltage vs. temperature,  $V_{CC} = 2.0\text{ V}$




Note:  $1\text{ }\mu\text{F}$  capacitor is connected to the  $V_{REF}$  pin.

Figure 36. Reference output voltage vs. load current,  $V_{CC} = 2.0\text{ V}$ ,  $T_A = 25\text{ }^\circ\text{C}$




Note:  $1\text{ }\mu\text{F}$  capacitor is connected to the  $V_{REF}$  pin.

Figure 37. Reference output voltage vs. supply voltage,  $T_A = 25\text{ }^\circ\text{C}$




Note:  $1\ \mu\text{F}$  capacitor is connected to the  $V_{REF}$  pin.

Figure 38. Reference startup,  $I_{REF} = 15\ \mu\text{F}$ ,  $T_A = 25\text{ }^\circ\text{C}$




Note:  $1\ \mu\text{F}$  capacitor is connected to the  $V_{REF}$  pin.

Figure 39. Reference response to steps on supply voltage,  $I_{REF} = 15 \mu A$ ,  $T_A = 25 \text{ }^\circ C$



- Note:
- 1 Supply voltage goes from 3.6 V to 5.5 V and back to 3.6 V, ramp 1 V / 100 ns.
  - 2 1  $\mu F$  capacitor is connected to the  $V_{REF}$  pin.

Figure 40. Reference response to steps in load current,  $V_{CC} = 3.6\text{ V}$ ,  $T_A = 25\text{ }^\circ\text{C}$



- Note:
- 1 Supply voltage goes from  $0\text{ }\mu\text{A}$  to  $15\text{ }\mu\text{A}$  and back to  $0\text{ }\mu\text{A}$ , ramp  $1\text{ }\mu\text{A} / 100\text{ ns}$ .
  - 2  $1\text{ }\mu\text{F}$  capacitor is connected to the  $V_{REF}$  pin.

## 6 Maximum ratings

Stressing the device above the rating listed in [Table 3](#) may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in [Table 4](#) of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Table 3. Absolute maximum ratings**

Symbol	Parameter	Min.	Max.	Unit	Remarks
$V_{CC}$	Input supply voltage	-0.3	+7.0	V	
	Input voltages on $\overline{PB}$ , $\overline{SR}$ , $PS_{HOLD}$ and $C_{SRD}$	-0.3	$V_{CC} + 0.3$	V	
	Output voltages on $\overline{EN}$ ( $\overline{EN}$ ), $\overline{RST}$ and $\overline{INT}$	-0.3	$V_{CC} + 0.3$	V	
$V_{ESD}$	Electrostatic protection	-2	+2	kV	Human body model (all pins)
		-8	+8	kV	Human body model ( $\overline{PB}$ and $\overline{SR}$ )
$V_{ESD}$	Electrostatic protection	-1000	+1000	V	Charged device model
$V_{ESD}$	Electrostatic protection	-200	+200	V	Machine model
$V_{ESD}$	Point discharge on $\overline{PB}$ and $\overline{SR}$ inputs	-8	+8	kV	IEC61000-4-2
$V_{ESD}$	Air discharge on $\overline{PB}$ and $\overline{SR}$ inputs	-15	+15	kV	IEC61000-4-2
$T_A$	Operating ambient temperature	-40	+85	°C	
$T_{STG}$	Storage temperature	-45	+150	°C	
$T_{SLD}^{(1)}$	Lead solder temperature for 10 seconds		+260	°C	
$\theta_{JA}$	Thermal resistance (junction to ambient)		+132.4	°C/W	

1. Reflow at peak temperature of 260 °C. The time above 255 °C must not exceed 30 seconds.

## 7 DC and AC characteristics

This section summarizes the operating measurement conditions and the DC and AC characteristics of the device. The parameters in [Table 5](#) that follow are derived from tests performed under the measurement conditions summarized in [Table 4](#). Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

**Table 4. Operating and AC measurement conditions**

Parameter	Condition	Unit
V <sub>CC</sub> supply voltage	1.6 to 5.5	V
Ambient operating temperature (T <sub>A</sub> )	−40 to 85	°C
Input rise and fall times	≤ 5	ns

**Table 5. DC and AC characteristics**

Symbol	Parameter	Test condition <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
V <sub>CC</sub>	Supply voltage		1.6		5.5	V
I <sub>CC</sub>	Supply current	V <sub>CC</sub> = 3.6 V, no load		6.0	8.0	μA
		Standby mode, enable deasserted, V <sub>CC</sub> = 3.6 V		0.6	1.0	μA
V <sub>TH+</sub>	Power-on lockout voltage		3.29	3.40	3.51	V
V <sub>HYST</sub>	Threshold hysteresis			200		mV
				500		
V <sub>TH−</sub>	Forced power-off voltage			V <sub>TH+</sub> − V <sub>HYST</sub>		V
t <sub>TH−</sub>	Undervoltage detection to $\overline{\text{INT}}$ delay	V <sub>CC</sub> ≥ 2.0 V	20	32	44	ms
t <sub>ON_BLANK</sub>	Blanking period <sup>(3)</sup>		1.4	2.2	3.0	s
			5.6	8.8	12.0	
			11.2	17.6	24.0	
	$\overline{\text{RST}}$ assertion to EN ( $\overline{\text{EN}}$ ) assertion delay during power-up	V <sub>CC</sub> = 3.6 V		100		ns
<b><math>\overline{\text{PB}}</math></b>						
V <sub>IL</sub>	Input low voltage	V <sub>CC</sub> ≥ 2.0 V, enable asserted			0.99	V
V <sub>IH</sub>	Input high voltage	V <sub>CC</sub> ≥ 2.0 V, enable asserted	1.05			V
t <sub>DEBOUNC E</sub>	Debounce period	V <sub>CC</sub> ≥ 2.0 V	20	32	44	ms
R <sub>PB</sub>	Internal pull-up resistor	V <sub>CC</sub> = 5.5 V, input asserted	65	100	135	kΩ

Table 5. DC and AC characteristics (continued)

Symbol	Parameter	Test condition <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
<b><math>\overline{\text{SR}}</math></b>						
$V_{IL}$	Input low voltage				0.99	V
$V_{IH}$	Input high voltage		1.05			V
$t_{\text{DEBOUNC E}}$	Debounce period		20	32	44	ms
$R_{\overline{\text{SR}}}^{(4)}$	Internal pull-up resistor	$V_{CC} = 5.5 \text{ V}$ , input asserted	65	100	135	k $\Omega$
<b><math>\overline{\text{PB}}_{\text{OUT}}</math></b>						
$V_{OL}$	Output low voltage	$V_{CC} = 2 \text{ V}$ , $I_{\text{SINK}} = 1 \text{ mA}$ , $\overline{\text{PB}}_{\text{OUT}}$ asserted			0.3	V
	$\overline{\text{PB}}_{\text{OUT}}$ leakage current	$V_{\overline{\text{PB}}_{\text{OUT}}} = 3 \text{ V}$ , $\overline{\text{PB}}_{\text{OUT}}$ open drain	-0.1		+0.1	$\mu\text{A}$
<b><math>\overline{\text{VCC}}_{\text{LO}}</math></b>						
$V_{OL}$	Output low voltage	$V_{CC} = 2 \text{ V}$ , $I_{\text{SINK}} = 1 \text{ mA}$ , $\overline{\text{VCC}}_{\text{LO}}$ asserted			0.3	V
	$\overline{\text{VCC}}_{\text{LO}}$ leakage current	$V_{\overline{\text{VCC}}_{\text{LO}}} = 3 \text{ V}$ , $\overline{\text{VCC}}_{\text{LO}}$ open drain	-0.1		+0.1	$\mu\text{A}$
<b><math>\text{PS}_{\text{HOLD}}</math></b>						
$V_{IL}$	Input low voltage	$V_{CC} \geq 2.0 \text{ V}$			0.99	V
$V_{IH}$	Input high voltage	$V_{CC} \geq 2.0 \text{ V}$	1.05			V
	Glitch immunity		1	80		$\mu\text{s}$
	$\text{PS}_{\text{HOLD}}$ leakage current	$V_{\text{PSHOLD}} = 0.6 \text{ V}$	-0.1		0.1	$\mu\text{A}$
	$\text{PS}_{\text{HOLD}}$ to enable propagation delay				30	$\mu\text{s}$
$R_{\text{PSHOLD}}$	Pull-down resistor connected internally during power-up	$V_{\text{PSHOLD}} = 5.5 \text{ V}$	195	300	405	k $\Omega$
<b><math>\text{C}_{\text{SRD}}</math></b>						
$I_{\text{SRD}}$	$\text{C}_{\text{SRD}}$ charging current		100	150	200	nA
$V_{\text{SRD}}$	$\text{C}_{\text{SRD}}$ voltage threshold	$V_{CC} = 3.6 \text{ V}$ , load on $V_{\text{REF}}$ pin 100 k $\Omega$ and mandatory 1 $\mu\text{F}$ capacitor, $T_A = 25 \text{ }^\circ\text{C}$		1.5		V
$t_{\text{SRD}}$	Additional Smart Reset™ delay time	External $\text{C}_{\text{SRD}}$ connected		10		s/ $\mu\text{F}$
<b><math>\text{EN}, \overline{\text{EN}}</math></b>						
$V_{OL}$	Output low voltage	$V_{CC} = 2 \text{ V}$ , $I_{\text{SINK}} = 1 \text{ mA}$ , enable asserted			0.3	V



Table 5. DC and AC characteristics (continued)

Symbol	Parameter	Test condition <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
$V_{OH}^{(5)}$	Output high voltage	$V_{CC} = 2\text{ V}$ , $I_{SOURCE} = 1\text{ mA}$ , enable asserted	$V_{CC} - 0.3$			V
$t_{EN\_OFF}^{(6)}$	enable off to enable on	$V_{CC} \geq 2.0\text{ V}$	40	64	88	ms
	EN, $\overline{EN}$ leakage current	$V_{EN} = 2\text{ V}$ , enable open drain	-0.1		+0.1	$\mu\text{A}$
<b>RST</b>						
$V_{OL}$	Output low voltage	$V_{CC} = 2\text{ V}$ , $I_{SINK} = 1\text{ mA}$ , $\overline{RST}$ asserted			0.3	V
$t_{REC}$	$\overline{RST}$ pulse width	$V_{CC} \geq 2.0\text{ V}$	240	360	480	ms
	$\overline{RST}$ leakage current	$V_{\overline{RST}} = 3\text{ V}$	-0.1		+0.1	$\mu\text{A}$
<b>INT</b>						
$V_{OL}$	Output low voltage	$V_{CC} = 2\text{ V}$ , $I_{SINK} = 1\text{ mA}$ , $\overline{INT}$ asserted			0.3	V
$t_{\overline{INT\_Min}}$	Minimum $\overline{INT}$ pulse width	$V_{CC} \geq 2.0\text{ V}$	20	32	44	ms
	$\overline{INT}$ leakage current	$V_{\overline{INT}} = 3\text{ V}$	-0.1		+0.1	$\mu\text{A}$
<b>V<sub>REF</sub></b>						
$V_{REF}$	1.5 V voltage reference	$V_{CC} = 3.6\text{ V}$ , load on $V_{REF}$ pin 100 k $\Omega$ and mandatory 1 $\mu\text{F}$ capacitor, $T_A = 25\text{ }^\circ\text{C}$	1.485 -1%	1.5	1.515 +1%	V

1. Valid for ambient operating temperature:  $T_A = -40$  to  $85\text{ }^\circ\text{C}$ ;  $V_{CC} = 1.6\text{ V}$  to  $5.5\text{ V}$  (except where noted).
2. Typical values are at  $T_A = +25\text{ }^\circ\text{C}$ .
3. This blanking time allows the processor to start up correctly (see [Figure 7, 8, 9, 10, 11, 12](#)).
4. The internal pull-up resistor connected to the  $\overline{SR}$  input is optional.
5. Valid for push-pull only.
6. Minimum delay time between enable deassertion and enable reassertion, allowing the application to complete the power-down properly. PB is ignored during this period.

## 8 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK<sup>®</sup> is an ST trademark.

Figure 41. TDFN12 (2 x 3 mm) package outline





Table 6. TDFN12 (2 x 3 mm) package mechanical data

Symbol	mm			inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	0.70	0.75	0.80	0.028	0.030	0.031
A1	0.00	0.02	0.05	0.000	0.001	0.002
b	0.15	0.20	0.25	0.006	0.008	0.010
D		3.00 BSC			0.118	
E		2.00 BSC			0.079	
e		0.50			0.020	
L	0.45	0.55	0.65	0.018	0.022	0.026

Figure 42. TDFN12 (2 x 3 mm) recommended footprint



Note: Drawing not to scale.

Figure 43. Carrier tape for TDFN12 (2 x 3 mm) package




Table 7. Carrier tape dimensions for TDFN12 (2 x 3 mm) package

Package	W	D	E	P <sub>0</sub>	P <sub>2</sub>	F	A <sub>0</sub>	B <sub>0</sub>	K <sub>0</sub>	P <sub>1</sub>	T	Unit	Bulk qty.
TDFN12	12.00 ±0.30	1.50 +0.10/ -0.00	1.75 ±0.10	4.00 ±0.10	2.00 ±0.10	5.50 ±0.05	2.30 ±0.10	3.20 ±0.10	1.10 ±0.01	4.00 ±0.10	0.30 ±0.05	mm	3000

## 9 Product selector

Table 8. SRC0 product selector

Full part number	$\overline{\text{EN}}$ or EN <sup>(1)</sup>	After long push <sup>(2)</sup>	Internal resistor on SR input	Power-on lockout voltage $V_{\text{TH+}}$ (V)	Forced power-off voltage $V_{\text{TH-}}$ (V)	$t_{\text{ON\_BLANK}}$ (s) at startup (min.)	$F_{\text{ON\_BLANK}}$ (s) at reset (min.)	Top marking <sup>(3)</sup>
SRC0CS25D	EN	$\overline{\text{RST}}$	pull-up	3.40	3.20	11.2	—	CS25
SRC0GS22D <sup>(4)</sup>	EN	EN	—	3.40	3.20	1.4	—	GS22

- EN (or  $\overline{\text{EN}}$ ) output is push-pull.  $\overline{\text{RST}}$ ,  $\overline{\text{INT}}$ ,  $\overline{\text{PB\_OUT}}$  and  $\overline{\text{VCC\_LO}}$  outputs are open drain.
- After  $t_{\text{SRD}}$  expires through long push, either device  $\overline{\text{reset}}$  ( $\overline{\text{RST}}$ ) will be activated for  $t_{\text{REC}}$  (240 ms min.) or the EN (or  $\overline{\text{EN}}$ ) pin will be deasserted. The additional Smart Reset™ delay time,  $t_{\text{SRD}}$ , can be adjusted by the user at 10 s/μF (typ.) by connecting the external capacitor to the  $C_{\text{SRD}}$  pin.
- Where “p” = assembly plant, “y” = assembly year (0 to 9) and “ww” = assembly work week (01 to 52).
- Please contact local ST sales office for availability.

## 10 Revision history

**Table 9. Document revision history**

Date	Revision	Changes
04-Mar-2014	1	Initial release.
13-May-2014	2	Modified: $V_{TH+}$ values <a href="#">Table 5 on page 39</a>

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)