

# NVT2003/06

## Bidirectional voltage-level translator for open-drain and push-pull applications

Rev. 5.1 — 8 October 2021

Product data sheet

### 1 General description

---

The NVT2003/06 is a family of bidirectional voltage level translators operational from 1.0 V to 3.6 V ( $V_{\text{ref(A)}}$ ) and 1.8 V to 5.5 V ( $V_{\text{ref(B)}}$ ), which allow bidirectional voltage translations between 1.0 V and 5 V without the need for a direction pin in open-drain or push-pull applications. Bit widths ranging from 3-bit to 6-bit are offered for level translation application with transmission speeds < 33 MHz for an open-drain system with a 50 pF capacitance and a pull-up of 197  $\Omega$ .

When the An or Bn port is LOW, the clamp is in the ON-state and a low resistance connection exists between the An and Bn ports. The low ON-state resistance ( $R_{\text{on}}$ ) of the switch allows connections to be made with minimal propagation delay. Assuming the higher voltage is on the Bn port when the Bn port is HIGH, the voltage on the An port is limited to the voltage set by VREFA. When the An port is HIGH, the Bn port is pulled to the drain pull-up supply voltage ( $V_{\text{pu(D)}}$ ) by the pull-up resistors. This functionality allows a seamless translation between higher and lower voltages selected by the user without the need for directional control.

When EN is HIGH, the translator switch is on, and the An I/O are connected to the Bn I/O, respectively, allowing bidirectional data flow between ports. When EN is LOW, the translator switch is off, and a high-impedance state exists between ports. The EN input circuit is designed to be supplied by  $V_{\text{ref(B)}}$ . To ensure the high-impedance state during power-up or power-down, EN must be LOW.

All channels have the same electrical characteristics and there is minimal deviation from one output to another in voltage or propagation delay. This is a benefit over discrete transistor voltage translation solutions, since the fabrication of the switch is symmetrical. The translator provides excellent ESD protection to lower voltage devices, and at the same time protects less ESD-resistant devices.

### 2 Features and benefits

---

- Provides bidirectional voltage translation with no direction pin
- Less than 1.5 ns maximum propagation delay
- Allows voltage level translation between:
  - 1.0 V  $V_{\text{ref(A)}}$  and 1.8 V, 2.5 V, 3.3 V or 5 V  $V_{\text{ref(B)}}$
  - 1.2 V  $V_{\text{ref(A)}}$  and 1.8 V, 2.5 V, 3.3 V or 5 V  $V_{\text{ref(B)}}$
  - 1.8 V  $V_{\text{ref(A)}}$  and 3.3 V or 5 V  $V_{\text{ref(B)}}$
  - 2.5 V  $V_{\text{ref(A)}}$  and 5 V  $V_{\text{ref(B)}}$
  - 3.3 V  $V_{\text{ref(A)}}$  and 5 V  $V_{\text{ref(B)}}$
- Low 3.5  $\Omega$  ON-state connection between input and output ports provides less signal distortion
- 5 V tolerant I/O ports to support mixed-mode signal operation
- High-impedance An and Bn pins for EN = LOW



## Bidirectional voltage-level translator for open-drain and push-pull applications

- Lock-up free operation
- Flow through pinout for ease of printed-circuit board trace routing
- ESD protection exceeds 3.5 kV HBM per JESD22-A114 and 1000 V CDM per JESD22-C101
- Packages offered: TSSOP10, DHVQFN16, HVQFN16, TSSOP16

### 3 Ordering information

Table 1. Ordering information

Type number	Topside marking	Number of bits	Package		
			Name	Description	Version
NVT2003DP	N2003	3	TSSOP10	plastic thin shrink small outline package; 10 leads; body width 3 mm	SOT552-1
NVT2006BQ	N2006	6	DHVQFN16	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 × 3.5 × 0.85 mm	SOT763-1
NVT2006BS	N06	6	HVQFN16	plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; body 3 × 3 × 0.85 mm	SOT758-1
NVT2006PW	NVT2006	6	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1

#### 3.1 Ordering options

Table 2. Ordering options

Type number	Orderable part number	Package	Packing method <sup>[1]</sup>	Minimum order quantity	Temperature
NVT2003DP	NVT2003DP,118	TSSOP10	Reel 13" Q1/T1 *Standard mark SMD	2500	T <sub>amb</sub> = -40 °C to +85 °C
NVT2006BQ	NVT2006BQ,115	DHVQFN16	Reel 7" Q1/T1 *Standard mark SMD	3000	T <sub>amb</sub> = -40 °C to +85 °C
NVT2006BS	NVT2006BS,118	HVQFN16	Reel 13" Q1/T1 *Standard mark SMD	6000	T <sub>amb</sub> = -40 °C to +85 °C
NVT2006PW	NVT2006PW,118	TSSOP16	Reel 13" Q1/T1 *Standard mark SMD	2500	T <sub>amb</sub> = -40 °C to +85 °C

[1] Standard packing quantities and other packaging data are available at [www.nxp.com/packages/](http://www.nxp.com/packages/).

## 4 Functional diagram




Figure 1. Logic diagram of NVT2003/06 (positive logic)

## 5 Pinning information

### 5.1 Pinning

#### 5.1.1 3-bit in TSSOP10 package




Figure 2. Pin configuration for TSSOP10

#### 5.1.2 6-bit in TSSOP16, DHVQFN16 and HVQFN16 packages




Figure 3. Pin configuration for TSSOP16

Figure 4. Pin configuration for DHVQFN16

Bidirectional voltage-level translator for open-drain and push-pull applications




Figure 5. Pin configuration for HVQFN16

5.2 Pin description

Table 3. Pin description

Symbol	Pin			Description
	NVT2003DP <sup>[1]</sup>	NVT2006BQ, NVT2006PW <sup>[2]</sup>	NVT2006BS <sup>[2]</sup>	
GND	1	1	15	ground (0 V)
VREFA	2	2	16	low-voltage side reference supply voltage for An
A1	3	3	1	low-voltage side; connect to VREFA through a pull-up resistor
A2	4	4	2	
A3	5	5	3	
A4	-	6	4	
A5	-	7	5	
A6	-	8	6	
B1	8	14	12	high-voltage side; connect to VREFB through a pull-up resistor
B2	7	13	11	
B3	6	12	10	
B4	-	11	9	
B5	-	10	8	
B6	-	9	7	
VREFB	9	15	13	high-voltage side reference supply voltage for Bn
EN	10	16	14	switch enable input; connect to VREFB and pull-up through a high resistor

[1] 3-bit NVT2003 available in TSSOP10 package.

[2] 6-bit NVT2006 available in TSSOP16, DHVQFN16, HVQFN16 packages.

## 6 Functional description

Refer to [Figure 1](#).

### 6.1 Function table

Table 4. Function selection (example)

H = HIGH level; L = LOW level.

Input EN <sup>[1]</sup>	Function
H	An = Bn
L	disconnect


[1] EN is controlled by the  $V_{ref(B)}$  logic levels and should be at least 1 V higher than  $V_{ref(A)}$  for best translator operation.

## 7 Application design-in information

The NVT2003/06 can be used in level translation applications for interfacing devices or systems operating at different interface voltages with one another. The NVT2003/06 is ideal for use in applications where an open-drain driver is connected to the data I/Os. The NVT2003/06 can also be used in applications where a push-pull driver is connected to the data I/Os.

### 7.1 Enable and disable

The NVT20xx has an EN input that is used to disable the device by setting EN LOW, which places all I/Os in the high-impedance state.




Bidirectional voltage-level translator for open-drain and push-pull applications

Table 5. Application operating conditions

Refer to Figure 6.

Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
$V_{ref(B)}$	reference voltage (B)		$V_{ref(A)} + 0.6$	2.1	5	V
$V_{I(EN)}$	input voltage on pin EN		$V_{ref(A)} + 0.6$	2.1	5	V
$V_{ref(A)}$	reference voltage (A)		0	1.5	4.4	V
$I_{sw(pass)}$	pass switch current		-	14	-	mA
$I_{ref}$	reference current	transistor	-	5	-	$\mu$ A
$T_{amb}$	ambient temperature	operating in free-air	-40	-	+85	$^{\circ}$ C

[1] All typical values are at  $T_{amb} = 25^{\circ}$ C.



Bidirectional voltage-level translator for open-drain and push-pull applications




Figure 8. Bidirectional translation to multiple higher voltage levels

7.2 Bidirectional translation

For the bidirectional clamping configuration (higher voltage to lower voltage or lower voltage to higher voltage), the EN input must be connected to VREFB and both pins pulled to HIGH side  $V_{pu(D)}$  through a pull-up resistor (typically 200 kΩ). This allows VREFB to regulate the EN input. A filter capacitor on VREFB is recommended. The controller output driver can be totem pole or open-drain (pull-up resistors may be required) and the target device output can be totem pole or open-drain (pull-up resistors are required to pull the Bn outputs to  $V_{pu(D)}$ ). However, if either output is totem-pole, data must be unidirectional or the outputs must be 3-stateable and be controlled by some direction-control mechanism to prevent HIGH-to-LOW contentions in either direction. If both outputs are open-drain, no direction control is needed.


The reference supply voltage ( $V_{ref(A)}$ ) is connected to the processor core power supply voltage. When VREFB is connected through a 200 kΩ resistor to a 3.3 V to 5.5 V  $V_{pu(D)}$  power supply, and  $V_{ref(A)}$  is set between 1.0 V and ( $V_{pu(D)} - 1$  V), the output of each An has a maximum output voltage equal to VREFA, and the output of each Bn has a maximum output voltage equal to  $V_{pu(D)}$ .

7.3 Bidirectional level shifting between two different power domains nominally at the same potential

The less obvious application for the NVT2003 is for level shifting between two different power domains that are nominally at the same potential, such as a 3.3 V system where the line crosses power supply domains that under normal operation would be at 3.3 V, but one could be at 3.0 V and the other at 3.6 V, or one could be experiencing a power

Bidirectional voltage-level translator for open-drain and push-pull applications

failure while the other domain is trying to operate. One of the NVT2003 three channel transistors is used as a second reference transistor with its B side connected to a voltage supply that is at least 1 V (and preferably 1.5 V) above the maximum possible for either  $V_{pu(A)}$  or  $V_{pu(B)}$ . Then if either pull-up voltage is at 0 V, the channels are disabled, and otherwise the channels are biased such that they turn OFF at the lower pull-up voltage, and if the two pull-up voltages are equal, the channel is biased such that it just turns OFF at the common pull-up voltage.



7.4 How to size pull-up resistor value

Sizing the pull-up resistor on an open-drain bus is specific to the individual application and is dependent on the following driver characteristics:

- The driver sink current
- The  $V_{OL}$  of driver
- The  $V_{IL}$  of the driver
- Frequency of operation

The following tables can be used to estimate the pull-up resistor value in different use cases so that the minimum resistance for the pull-up resistor can be found.

Table 6, Table 7 and Table 8 contain suggested minimum values of pull-up resistors for the PCA9306 and NVT20xx devices with typical voltage translation levels and drive currents. The calculated values assume that both drive currents are the same.  $V_{OL} = V_{IL} = 0.1 \times V_{CC}$  and accounts for a  $\pm 5\%$   $V_{CC}$  tolerance of the supplies,  $\pm 1\%$  resistor values. It should be noted that the resistor chosen in the final application should be equal to or larger than the values shown in Table 6, Table 7 and Table 8 to ensure that the pass voltage is less than 10% of the  $V_{CC}$  voltage, and the external driver should be able to sink the total current from both pull-up resistors. When selecting the minimum resistor value in Table 6, Table 7 or Table 8, the drive current strength that should be chosen should be the lowest drive current seen in the application and account for any drive strength current scaling with output voltage. For the GTL devices, the resistance table



Bidirectional voltage-level translator for open-drain and push-pull applications

should be recalculated to account for the difference in ON resistance and bias voltage limitations between  $V_{CC(B)}$  and  $V_{CC(A)}$ .

Table 6. Pull-up resistor minimum values, 3 mA driver sink current for PCA9306 and NVT20xx

A-side	B-side					
	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	5.0 V
1.0 V	$R_{pu(A)} = 750 \Omega$ $R_{pu(B)} = 750 \Omega$	$R_{pu(A)} = 845 \Omega$ $R_{pu(B)} = 845 \Omega$	$R_{pu(A)} = 976 \Omega$ $R_{pu(B)} = 976 \Omega$	$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 887 \Omega$	$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 1.18 \text{ k}\Omega$	$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 1.82 \text{ k}\Omega$
1.2 V		$R_{pu(A)} = 931 \Omega$ $R_{pu(B)} = 931 \Omega$	$R_{pu(A)} = 1.02 \text{ k}\Omega$ $R_{pu(B)} = 1.02 \text{ k}\Omega$	$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 887 \Omega$	$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 1.18 \text{ k}\Omega$	$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 1.82 \text{ k}\Omega$
1.5 V			$R_{pu(A)} = 1.1 \text{ k}\Omega$ $R_{pu(B)} = 1.1 \text{ k}\Omega$	$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 866 \Omega$	$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 1.18 \text{ k}\Omega$	$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 1.78 \text{ k}\Omega$
1.8 V				$R_{pu(A)} = 1.47 \text{ k}\Omega$ $R_{pu(B)} = 1.47 \text{ k}\Omega$	$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 1.15 \text{ k}\Omega$	$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 1.78 \text{ k}\Omega$
2.5 V					$R_{pu(A)} = 1.96 \text{ k}\Omega$ $R_{pu(B)} = 1.96 \text{ k}\Omega$	$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 1.78 \text{ k}\Omega$
3.3 V						$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 1.74 \text{ k}\Omega$

Table 7. Pull-up resistor minimum values, 10 mA driver sink current for PCA9306 and NVT20xx

A-side	B-side					
	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	5.0 V
1.0 V	$R_{pu(A)} = 221 \Omega$ $R_{pu(B)} = 221 \Omega$	$R_{pu(A)} = 255 \Omega$ $R_{pu(B)} = 255 \Omega$	$R_{pu(A)} = 287 \Omega$ $R_{pu(B)} = 287 \Omega$	$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 267 \Omega$	$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 357 \Omega$	$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 549 \Omega$
1.2 V		$R_{pu(A)} = 274 \Omega$ $R_{pu(B)} = 274 \Omega$	$R_{pu(A)} = 309 \Omega$ $R_{pu(B)} = 309 \Omega$	$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 267 \Omega$	$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 357 \Omega$	$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 549 \Omega$
1.5 V			$R_{pu(A)} = 332 \Omega$ $R_{pu(B)} = 332 \Omega$	$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 261 \Omega$	$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 348 \Omega$	$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 536 \Omega$
1.8 V				$R_{pu(A)} = 442 \Omega$ $R_{pu(B)} = 442 \Omega$	$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 348 \Omega$	$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 536 \Omega$
2.5 V					$R_{pu(A)} = 590 \Omega$ $R_{pu(B)} = 590 \Omega$	$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 523 \Omega$
3.3 V						$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 523 \Omega$

Table 8. Pull-up resistor minimum values, 15 mA driver sink current for PCA9306 and NVT20xx

A-side	B-side					
	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	5.0 V
1.0 V	$R_{pu(A)} = 147 \Omega$ $R_{pu(B)} = 147 \Omega$	$R_{pu(A)} = 169 \Omega$ $R_{pu(B)} = 169 \Omega$	$R_{pu(A)} = 191 \Omega$ $R_{pu(B)} = 191 \Omega$	$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 178 \Omega$	$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 237 \Omega$	$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 365 \Omega$
1.2 V		$R_{pu(A)} = 182 \Omega$ $R_{pu(B)} = 182 \Omega$	$R_{pu(A)} = 205 \Omega$ $R_{pu(B)} = 205 \Omega$	$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 178 \Omega$	$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 237 \Omega$	$R_{pu(A)} = \text{none}$ $R_{pu(B)} = 365 \Omega$

Table 8. Pull-up resistor minimum values, 15 mA driver sink current for PCA9306 and NVT20xx...continued

A-side	B-side					
	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	5.0 V
1.5 V			R <sub>pu(A)</sub> = 221 Ω R <sub>pu(B)</sub> = 221 Ω	R <sub>pu(A)</sub> = none R <sub>pu(B)</sub> = 174 Ω	R <sub>pu(A)</sub> = none R <sub>pu(B)</sub> = 232 Ω	R <sub>pu(A)</sub> = none R <sub>pu(B)</sub> = 357 Ω
1.8 V				R <sub>pu(A)</sub> = 294 Ω R <sub>pu(B)</sub> = 294 Ω	R <sub>pu(A)</sub> = none R <sub>pu(B)</sub> = 232 Ω	R <sub>pu(A)</sub> = none R <sub>pu(B)</sub> = 357 Ω
2.5 V					R <sub>pu(A)</sub> = 392 Ω R <sub>pu(B)</sub> = 392 Ω	R <sub>pu(A)</sub> = none R <sub>pu(B)</sub> = 357 Ω
3.3 V						R <sub>pu(A)</sub> = none R <sub>pu(B)</sub> = 348 Ω

### 7.5 How to design for maximum frequency operation

The maximum frequency is limited by the minimum pulse width LOW and HIGH as well as rise time and fall time. See Equation 1 as an example of the maximum frequency. The rise and fall times are shown in Figure 10.

$$f_{max} = \frac{1}{t_{LOW(min)} + t_{HIGH(min)} + t_{r(actual)} + t_{f(actual)}} \quad (1)$$




Figure 10. An example waveform for maximum frequency

The rise and fall times are dependent upon translation voltages, the drive strength, the total node capacitance (C<sub>L(tot)</sub>) and the pull-up resistors (R<sub>PU</sub>) that are present on the bus. The node capacitance is the addition of the PCB trace capacitance and the device capacitance that exists on the bus. Because of the dependency of the external components, PCB layout and the different device operating states the calculation of rise and fall times is complex and has several inflection points along the curve.

The main component of the rise and fall times is the RC time constant of the bus line when the device is in its two primary operating states: when device is in the ON state and it is low-impedance, the other is when the device is OFF isolating the A-side from the B-side.

A description of the fall time applied to either An or Bn output going from HIGH to LOW is as follows. Whichever side is asserted first, the B-side down must discharge to the V<sub>CC(A)</sub> voltage. The time is determined by the pull-up resistor, pull-down driver strength and the capacitance. As the level moves below the V<sub>CC(A)</sub> voltage, the channel resistance drops so that both A and B sides equal. The capacitance on both sides is connected to form the total capacitance and the pull-up resistors on both sides combine to the parallel equivalent resistance. The R<sub>on</sub> of the device is small compared to the pull-up resistor values, so its effect on the pull-up resistance can be neglected and the fall is determined by the driver pulling the combined capacitance and pull-up resistor currents. An estimation of the actual fall time seen by the device is equal to the time it takes for

Bidirectional voltage-level translator for open-drain and push-pull applications

the B-side to fall to the  $V_{CC(A)}$  voltage and the time it takes for both sides to fall from the  $V_{CC(A)}$  voltage to the  $V_{IL}$  level.

A description of the rise time applied to either An or Bn output going from LOW to HIGH is as follows. When the signal level is LOW, the  $R_{on}$  is at its minimum, so the A and B sides are essentially one node. They will rise together with an RC time constant that is the sum of all the capacitance from both sides and the parallel of the resistance from both sides. As the signal approaches the  $V_{CC(A)}$  voltage, the channel resistance goes up and the waveforms separate, with the B side finishing its rise with the RC time constant of the B side. The rise to  $V_{CC(A)}$  is essentially the same for both sides.

There are some basic guidelines to follow that will help maximize the performance of the device:

- Keep trace length to a minimum by placing the NVT device close to the processor.
- The signal round trip time on trace should be shorter than the rise or fall time of signal to reduce reflections.
- The faster the edge of the signal, the higher the chance for ringing.
- The higher drive strength controlled by the pull-up resistor (up to 15 mA), the higher the frequency the device can use.

The system designer must design the pull-up resistor value based on external current drive strength and limit the node capacitance (minimize the wire, stub, connector and trace length) to get the desired operation frequency result.

## 8 Limiting values

Table 9. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Over operating free-air temperature range.

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{ref(A)}$	reference voltage (A)		-0.5	+6	V
$V_{ref(B)}$	reference voltage (B)		-0.5	+6	V
$V_I$	input voltage		-0.5 <sup>[1]</sup>	+6	V
$V_{I/O}$	voltage on an input/output pin		-0.5 <sup>[1]</sup>	+6	V
$I_{ch}$	channel current (DC)		-	128	mA
$I_{IK}$	input clamping current	$V_I < 0$ V	-50	-	mA
$I_{OK}$	output clamping current		<sup>[2]</sup> -50	+50	mA
$T_{stg}$	storage temperature		-65	+150	°C

[1] The input and input/output negative voltage ratings may be exceeded if the input and input/output clamp current ratings are observed.

[2] Low duty cycle pulses, not DC because of heating.

## 9 Recommended operating conditions

Table 10. Operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{I/O}$	voltage on an input/output pin	An, Bn	0	5.5	V
$V_{ref(A)}$	reference voltage (A)	VREFA	<sup>[1]</sup> 0	5.4	V

Bidirectional voltage-level translator for open-drain and push-pull applications

Table 10. Operating conditions...continued

Symbol	Parameter	Conditions		Min	Max	Unit
V <sub>ref(B)</sub>	reference voltage (B)	VREFB	[1]	0	5.5	V
V <sub>I(EN)</sub>	input voltage on pin EN			0	5.5	V
I <sub>sw(pass)</sub>	pass switch current			-	64	mA
T <sub>amb</sub>	ambient temperature	operating in free-air		-40	+85	°C

[1] V<sub>ref(A)</sub> ≤ V<sub>ref(B)</sub> - 1 V for best results in level shifting applications.

## 10 Static characteristics

Table 11. Static characteristics

T<sub>amb</sub> = -40 °C to +85 °C, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ <sup>[1]</sup>	Max	Unit
V <sub>IK</sub>	input clamping voltage	I <sub>I</sub> = -18 mA; V <sub>I(EN)</sub> = 0 V		-	-	-1.2	V
I <sub>IH</sub>	HIGH-level input current	V <sub>I</sub> = 5 V; V <sub>I(EN)</sub> = 0 V		-	-	5	μA
C <sub>i(EN)</sub>	input capacitance on pin EN	V <sub>I</sub> = 3 V or 0 V		-	12	-	pF
C <sub>io(off)</sub>	off-state input/output capacitance	An, Bn; V <sub>O</sub> = 3 V or 0 V; V <sub>I(EN)</sub> = 0 V		-	5	7	pF
C <sub>io(on)</sub>	on-state input/output capacitance	An, Bn; V <sub>O</sub> = 3 V or 0 V; V <sub>I(EN)</sub> = 3 V		-	11.5	13 <sup>[2]</sup>	pF
R <sub>on</sub>	ON-state resistance	An, Bn; V <sub>I</sub> = 0 V; I <sub>O</sub> = 64 mA; V <sub>I(EN)</sub> = 4.5 V	[3][4][5]	1	2.4	5.0	Ω
		V <sub>I</sub> = 2.4 V; I <sub>O</sub> = 15 mA; V <sub>I(EN)</sub> = 4.5 V	[3][4]	-	4.8	7.5	Ω

[1] All typical values are at T<sub>amb</sub> = 25 °C.

[2] Not production tested, maximum value based on characterization data of typical parts.

[3] Measured by the voltage drop between the An and Bn terminals at the indicated current through the switch. ON-state resistance is determined by the lowest voltage of the two terminals.

[4] See curves in Figure 11 for typical temperature and V<sub>I(EN)</sub> behavior.

[5] Guaranteed by design.

Bidirectional voltage-level translator for open-drain and push-pull applications




Figure 11. NVT2006 typical ON-state resistance versus ambient temperature

## 11 Dynamic characteristics

### 11.1 Open-drain drivers

Table 12. Dynamic characteristics for open-drain drivers

$T_{amb} = -40 \text{ }^\circ\text{C}$  to  $+85 \text{ }^\circ\text{C}$ ;  $V_{I(EN)} = V_{ref(B)}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<a href="#">Figure 14</a>						
$t_{PLH}$	LOW to HIGH propagation delay	from (input) Bn to (output) An	[1]	$R_{on} \times (C_L + C_{io(on)})$		ns
$t_{PHL}$	HIGH to LOW propagation delay	from (input) Bn to (output) An		$R_{on} \times (C_L + C_{io(on)})$		ns

[1] See graphs based on  $R_{on}$  typical and  $C_{io(on)} + C_L = 50 \text{ pF}$ .

Bidirectional voltage-level translator for open-drain and push-pull applications




Figure 12. AC test setup






Figure 13. Example of typical AC waveform



a. Load circuit



b. Timing diagram; high-impedance scope probe used

S2 = translating down, and same voltage.  
 CL includes probe and jig capacitance.

All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz; Zo = 50 Ω; tr ≤ 2 ns; tf ≤ 2 ns.

The outputs are measured one at a time, with one transition per measurement.

Figure 14. Load circuit for outputs

## 12 Performance curves

t<sub>PLH</sub> up-translation is typically dominated by the RC time constant, i.e., C<sub>L(tot)</sub> × R<sub>PU</sub> = 50 pF × 197 Ω = 9.85 ns, but the R<sub>on</sub> × C<sub>L(tot)</sub> = 50 pF × 5 Ω = 0.250 ns.

t<sub>PHL</sub> is typically dominated by the external pull-down driver + R<sub>on</sub>, which is typically small compared to the t<sub>PLH</sub> in an up-translation case.

Enable/disable times are dominated by the RC time constant on the EN pin since the transistor turn off is on the order of ns, but the enable RC is on the order of ms.


Fall time is dominated by the external pull-down driver with only a slight R<sub>on</sub> addition.

Rise time is dominated by the R<sub>PU</sub> × C<sub>L</sub>.

Skew time within the part is virtually non-existent, dominated by the difference in bond wire lengths, which is typically small compared to the board-level routing differences.

Maximum data rate is dominated by the system capacitance and pull-up resistors.


Bidirectional voltage-level translator for open-drain and push-pull applications



13 Package outline

TSSOP10: plastic thin shrink small outline package; 10 leads; body width 3 mm

SOT552-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(2)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	v	w	y	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.15	0.23 0.15	3.1 2.9	3.1 2.9	0.5	5.0 4.8	0.95	0.7 0.4	0.1	0.1	0.1	0.67 0.34	6° 0°

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA		
SOT552-1					99-07-29 03-02-18

Figure 16. Package outline SOT552-1 (TSSOP10)



DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm

SOT763-1





Figure 17. Package outline SOT763-1 (DHVQFN16)

**HVQFN16:** plastic thermal enhanced very thin quad flat package; no leads;  
**16 terminals;** body 3 x 3 x 0.85 mm

SOT758-1



**DIMENSIONS (mm are the original dimensions)**

UNIT	A <sup>(1)</sup> max.	A <sub>1</sub>	b	c	D <sup>(1)</sup>	D <sub>h</sub>	E <sup>(1)</sup>	E <sub>h</sub>	e	e <sub>1</sub>	e <sub>2</sub>	L	v	w	y	y <sub>1</sub>
mm	1	0.05 0.00	0.30 0.18	0.2	3.1 2.9	1.75 1.45	3.1 2.9	1.75 1.45	0.5	1.5	1.5	0.5 0.3	0.1	0.05	0.05	0.1

**Note**


1. Plastic or metal protrusions of 0.075 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA		
SOT758-1	---	MO-220	---		-02-03-25- 02-10-21

**Figure 18. Package outline SOT758-1 (HVQFN16)**

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



**DIMENSIONS (mm are the original dimensions)**

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(2)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	$\theta$
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

**Notes**

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT403-1		MO-153				99-12-27 03-02-18

Figure 19. Package outline SOT403-1 (TSSOP16)

## 14 Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 “Surface mount reflow soldering description”.

### 14.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 14.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

### 14.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

### 14.4 Reflow soldering

Key characteristics in reflow soldering are:

Bidirectional voltage-level translator for open-drain and push-pull applications

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see [Figure 20](#)) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with [Table 13](#) and [Table 14](#)

**Table 13. SnPb eutectic process (from J-STD-020D)**

Package thickness (mm)	Package reflow temperature (°C)	
	Volume (mm <sup>3</sup> )	
	< 350	≥ 350
< 2.5	235	220
≥ 2.5	220	220


**Table 14. Lead-free process (from J-STD-020D)**

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm <sup>3</sup> )		
	< 350	350 to 2000	> 2000
< 1.6	260	260	260
1.6 to 2.5	260	250	245
> 2.5	250	245	245

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see [Figure 20](#).

Bidirectional voltage-level translator for open-drain and push-pull applications



For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description”.

### 15 Soldering: PCB footprints




Figure 21. PCB footprint for SOT552-1 (TSSOP10); reflow soldering




Figure 22. PCB footprint for SOT763-1 (DHVQFN16); reflow soldering







Figure 23. PCB footprint for SOT758-1 (HVQFN16); reflow soldering

PDSO-G-16 I/O  
4.4 X 5 X 1.1 PKG, 0.65 PITCH

SOT403-1



PCB DESIGN GUIDELINES – SOLDER MASK OPENING PATTERN

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 28 NOV 2019


MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: MO-153	DRAWING NUMBER:	REVISION:	PAGE:
--	---------------------	-----------------	-----------	-------

Figure 24. PCB footprint for SOT403-1 (TSSOP16); solder mask opening pattern

Bidirectional voltage-level translator for open-drain and push-pull applications

PDSO-G-16 I/O  
4.4 X 5 X 1.1 PKG, 0.65 PITCH

SOT403-1



PCB DESIGN GUIDELINES – I/O PADS AND SOLDERABLE AREA

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 28 NOV 2019


MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: MO-153	DRAWING NUMBER:	REVISION:	PAGE:
--	---------------------	-----------------	-----------	-------

Figure 25. PCB footprint for SOT403-1 (TSSOP16); I/O pads and solderable area

Bidirectional voltage-level translator for open-drain and push-pull applications

PDSO-G-16 I/O  
4.4 X 5 X 1.1 PKG, 0.65 PITCH

SOT403-1



RECOMMENDED STENCIL THICKNESS 0.125 OR 0.150

PCB DESIGN GUIDELINES – SOLDER PASTE STENCIL

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 28 NOV 2019

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: MO-153	DRAWING NUMBER:	REVISION:	PAGE:
--	---------------------	-----------------	-----------	-------

Figure 26. PCB footprint for SOT403-1 (TSSOP16); solder paste stencil

## 16 Abbreviations

Table 15. Abbreviations

Acronym	Description
CDM	Charged Device Model
ESD	ElectroStatic Discharge
HBM	Human Body Model
I <sup>2</sup> C-bus	Inter-Integrated Circuit bus
I/O	Input/Output
PRR	Pulse Repetition Rate
RC	Resistor-Capacitor network

## 17 Revision history

Table 16. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
NVT2003_06 v.5.1	20211008	Product data sheet	-	NVT2003_04_06 v.5
Modifications:	<ul style="list-style-type: none"> <li>• Corrected PCB layout for SOT403-1</li> <li>• NVT2004 discontinued in DN_201406022DN 30 Jun 2014</li> <li>• The words "master" and "slave" replaced by "controller" and "target" throughout to comply with NXP's inclusive language terminology.</li> </ul>			
NVT2003_04_06 v.5	20140219	Product data sheet	-	NVT2003_04_06 v.4
Modifications:	<ul style="list-style-type: none"> <li>• <a href="#">Table 1</a>: Topside marking for NVT2004TL corrected from "N04" to "N4" (this is a correction to documentation only; no change to device)</li> <li>• deleted (old) Section 7.4 "Sizing pull-up resistor"</li> <li>• added (new) <a href="#">Section 7.4</a></li> <li>• added (new) <a href="#">Section 7.5</a></li> <li>• added (new) <a href="#">Section 15</a></li> </ul>			
NVT2003_04_06 v.4	20120907	Product data sheet	-	NVT2003_04_06 v.3
NVT2003_04_06 v.3	20111025	Product data sheet	-	NVT2003_04_06 v.2
NVT2003_04_06 v.2	20110329	Product data sheet	-	NVT2003_04_06 v.1
NVT2003_04_06 v.1	20101004	Product data sheet	-	-

## 18 Legal information

### 18.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 18.2 Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 18.3 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without

notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

---

**Bidirectional voltage-level translator for open-drain and push-pull applications**

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever

customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

## 18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

**NXP** — wordmark and logo are trademarks of NXP B.V.

Tables

Tab. 1.	Ordering information	2	Tab. 8.	Pull-up resistor minimum values, 15 mA driver sink current for PCA9306 and NVT20xx	9
Tab. 2.	Ordering options	2	Tab. 9.	Limiting values	11
Tab. 3.	Pin description	4	Tab. 10.	Operating conditions	11
Tab. 4.	Function selection (example)	5	Tab. 11.	Static characteristics	12
Tab. 5.	Application operating conditions	6	Tab. 12.	Dynamic characteristics for open-drain drivers	13
Tab. 6.	Pull-up resistor minimum values, 3 mA driver sink current for PCA9306 and NVT20xx	9	Tab. 13.	SnPb eutectic process (from J-STD-020D)	21
Tab. 7.	Pull-up resistor minimum values, 10 mA driver sink current for PCA9306 and NVT20xx	9	Tab. 14.	Lead-free process (from J-STD-020D)	21
			Tab. 15.	Abbreviations	29
			Tab. 16.	Revision history	29

Figures

Fig. 1.	Logic diagram of NVT2003/06 (positive logic)	3	Fig. 15.	NVT2006 typical capacitance versus propagation delay	15
Fig. 2.	Pin configuration for TSSOP10	3	Fig. 16.	Package outline SOT552-1 (TSSOP10)	16
Fig. 3.	Pin configuration for TSSOP16	3	Fig. 17.	Package outline SOT763-1 (DHVQFN16)	17
Fig. 4.	Pin configuration for DHVQFN16	3	Fig. 18.	Package outline SOT758-1 (HVQFN16)	18
Fig. 5.	Pin configuration for HVQFN16	4	Fig. 19.	Package outline SOT403-1 (TSSOP16)	19
Fig. 6.	Typical application circuit (switch always enabled)	5	Fig. 20.	Temperature profiles for large and small components	22
Fig. 7.	Typical application circuit (switch enable control)	6	Fig. 21.	PCB footprint for SOT552-1 (TSSOP10); reflow soldering	23
Fig. 8.	Bidirectional translation to multiple higher voltage levels	7	Fig. 22.	PCB footprint for SOT763-1 (DHVQFN16); reflow soldering	24
Fig. 9.	Bidirectional level shifting between two different power domains	8	Fig. 23.	PCB footprint for SOT758-1 (HVQFN16); reflow soldering	25
Fig. 10.	An example waveform for maximum frequency	10	Fig. 24.	PCB footprint for SOT403-1 (TSSOP16); solder mask opening pattern	26
Fig. 11.	NVT2006 typical ON-state resistance versus ambient temperature	13	Fig. 25.	PCB footprint for SOT403-1 (TSSOP16); I/O pads and solderable area	27
Fig. 12.	AC test setup	14	Fig. 26.	PCB footprint for SOT403-1 (TSSOP16); solder paste stencil	28
Fig. 13.	Example of typical AC waveform	14			
Fig. 14.	Load circuit for outputs	14			



## Contents

<b>1</b>	<b>General description</b>	<b>1</b>
<b>2</b>	<b>Features and benefits</b>	<b>1</b>
<b>3</b>	<b>Ordering information</b>	<b>2</b>
3.1	Ordering options	2
<b>4</b>	<b>Functional diagram</b>	<b>3</b>
<b>5</b>	<b>Pinning information</b>	<b>3</b>
5.1	Pinning	3
5.1.1	3-bit in TSSOP10 package	3
5.1.2	6-bit in TSSOP16, DHVQFN16 and HVQFN16 packages	3
5.2	Pin description	4
<b>6</b>	<b>Functional description</b>	<b>5</b>
6.1	Function table	5
<b>7</b>	<b>Application design-in information</b>	<b>5</b>
7.1	Enable and disable	5
7.2	Bidirectional translation	7
7.3	Bidirectional level shifting between two different power domains nominally at the same potential	7
7.4	How to size pull-up resistor value	8
7.5	How to design for maximum frequency operation	10
<b>8</b>	<b>Limiting values</b>	<b>11</b>
<b>9</b>	<b>Recommended operating conditions</b>	<b>11</b>
<b>10</b>	<b>Static characteristics</b>	<b>12</b>
<b>11</b>	<b>Dynamic characteristics</b>	<b>13</b>
11.1	Open-drain drivers	13
<b>12</b>	<b>Performance curves</b>	<b>14</b>
<b>13</b>	<b>Package outline</b>	<b>16</b>
<b>14</b>	<b>Soldering of SMD packages</b>	<b>20</b>
14.1	Introduction to soldering	20
14.2	Wave and reflow soldering	20
14.3	Wave soldering	20
14.4	Reflow soldering	20
<b>15</b>	<b>Soldering: PCB footprints</b>	<b>23</b>
<b>16</b>	<b>Abbreviations</b>	<b>29</b>
<b>17</b>	<b>Revision history</b>	<b>29</b>
<b>18</b>	<b>Legal information</b>	<b>30</b>

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2021.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 8 October 2021  
Document identifier: NVT2003\_06