

FEATURES


- Avalanche Rugged Technology
- Rugged Gate Oxide Technology
- Lower Input Capacitance
- Improved Gate Charge
- Extended Safe Operating Area
- 150°C Operating Temperature
- Lower Leakage Current : 10 μ A (Max.) @ $V_{DS} = -150V$
- Lower $R_{DS(ON)}$: 0.140 Ω (Typ.)

$$BV_{DSS} = -150 V$$

$$R_{DS(on)} = 0.2 \Omega$$

$$I_D = -18 A$$

TO-3P



1.Gate 2. Drain 3. Source

Absolute Maximum Ratings

Symbol	Characteristic	Value	Units
V_{DSS}	Drain-to-Source Voltage	-150	V
I_D	Continuous Drain Current ($T_C=25^\circ C$)	-18	A
	Continuous Drain Current ($T_C=100^\circ C$)	-11.5	
I_{DM}	Drain Current-Pulsed ①	-72	A
V_{GS}	Gate-to-Source Voltage	± 30	V
E_{AS}	Single Pulsed Avalanche Energy ②	1215	mJ
I_{AR}	Avalanche Current ①	-18	A
E_{AR}	Repetitive Avalanche Energy ①	20.4	mJ
dv/dt	Peak Diode Recovery dv/dt ③	-5.0	V/ns
P_D	Total Power Dissipation ($T_C=25^\circ C$)	204	W
	Linear Derating Factor	1.63	
T_J, T_{STG}	Operating Junction and Storage Temperature Range	- 55 to +150	$^\circ C$
T_L	Maximum Lead Temp. for Soldering Purposes, 1/8 " from case for 5-seconds	300	

Thermal Resistance

Symbol	Characteristic	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	--	0.61	$^\circ C/W$
$R_{\theta CS}$	Case-to-Sink	0.24	--	
$R_{\theta JA}$	Junction-to-Ambient	--	40	

Electrical Characteristics (T_C=25°C unless otherwise specified)

Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
BV _{DSS}	Drain-Source Breakdown Voltage	-150	--	--	V	V _{GS} =0V, I _D =-250μA
ΔBV/ΔT _J	Breakdown Voltage Temp. Coeff.	--	-0.16	--	V/°C	I _D =-250μA See Fig 7
V _{GS(th)}	Gate Threshold Voltage	-2.0	--	-4.0	V	V _{DS} =-5V, I _D =-250μA
I _{GSS}	Gate-Source Leakage , Forward	--	--	-100	nA	V _{GS} =-30V
	Gate-Source Leakage , Reverse	--	--	100		V _{GS} =30V
I _{DSS}	Drain-to-Source Leakage Current	--	--	-10	μA	V _{DS} =-150V
		--	--	-100		V _{DS} =-120V, T _C =125°C
R _{DS(on)}	Static Drain-Source On-State Resistance	--	0.14	0.2	Ω	V _{GS} =-10V, I _D =-9.0A ④
g _{fs}	Forward Transconductance	--	11	--	∅	V _{DS} =-40V, I _D =-9.0A ④
C _{iss}	Input Capacitance	--	2290	3000	pF	V _{GS} =0V, V _{DS} =-25V, f =1MHz See Fig 5
C _{oss}	Output Capacitance	--	400	600		
C _{rss}	Reverse Transfer Capacitance	--	200	300		
t _{d(on)}	Turn-On Delay Time	--	20	45	ns	V _{DD} =-75V, I _D =-18A, R _G =6.2Ω See Fig 13 ④ ⑤
t _r	Rise Time	--	40	90		
t _{d(off)}	Turn-Off Delay Time	--	80	170		
t _f	Fall Time	--	40	90		
Q _g	Total Gate Charge	--	100	130	nC	V _{DS} =-120V, V _{GS} =-10V, I _D =-18A See Fig 6 & Fig 12 ④ ⑤
Q _{gs}	Gate-Source Charge	--	20	--		
Q _{gd}	Gate-Drain(" Miller ") Charge	--	40	--		

Source-Drain Diode Ratings and Characteristics

Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
I _S	Continuous Source Current	--	--	-18	A	Integral reverse pn-diode in the MOSFET
I _{SM}	Pulsed-Source Current ①	--	--	-72		
V _{SD}	Diode Forward Voltage ④	--	--	-5.0	V	T _J =25°C, I _S =-18A, V _{GS} =0V
t _{rr}	Reverse Recovery Time	--	200	--	ns	T _J =25°C, I _F =-18A
Q _{rr}	Reverse Recovery Charge	--	1.5	--	μC	di _F /dt=100A/μs ④

Notes ;

- ① Repetitive Rating : Pulse Width Limited by Maximum Junction Temperature
- ② L=5mH, I_{AS}=-18A, V_{DD}=-50V, R_G=27Ω, Starting T_J=25°C
- ③ I_{SD}≤-18A, di/dt≤450A/μs, V_{DD}≤BV_{DSS}, Starting T_J=25°C
- ④ Pulse Test : Pulse Width = 250μs, Duty Cycle ≤ 2%
- ⑤ Essentially Independent of Operating Temperature

Fig 1. Output Characteristics




Fig 2. Transfer Characteristics




Fig 3. On-Resistance vs. Drain Current




Fig 4. Source-Drain Diode Forward Voltage




Fig 5. Capacitance vs. Drain-Source Voltage




Fig 6. Gate Charge vs. Gate-Source Voltage




Fig 7. Breakdown Voltage vs. Temperature




Fig 8. On-Resistance vs. Temperature




Fig 9. Max. Safe Operating Area




Fig 10. Max. Drain Current vs. Case Temperature




Fig 11. Thermal Response




Fig 12. Gate Charge Test Circuit & Waveform




Fig 13. Resistive Switching Test Circuit & Waveforms




Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms




Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms

